

Enrollment No.....



Programme: B.Tech.

Branch/Specialisation: RA

Faculty of Engineering
End Sem Examination Dec 2024

RA3CO51 Digital Electronics

Duration: 3 Hrs.**Maximum Marks: 60**

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

		Marks	BL	PO	CO	PSO
Q.1	i. $(120)_{10} = (?)_2$	1	1	1	1	
	(a) 1110000 (b) 1111000					
	(c) 1100110 (d) 1110010					
	ii. $(10010)_2 = (?)_{\text{Gray}}$	1	1	1	1	
	(a) 11000 (b) 11100					
	(c) 11011 (d) 11001					
	iii. Which logic families consumes the least power?	1	1	1	2	
	(a) TTL (b) Schottkey TTL					
	(c) ECL (d) CMOS					
	iv. Propagation delay of logic gate:	1	1	1	2	
	(a) Increases the power dissipation					
	(b) Limit the maximum speed at which circuit can operate					
	(c) Increases the logic level for high state					
	(d) All of these					
	v. Number of Input and output in full subtractor:	1	1	1	3	
	(a) Input-3, Output-2					
	(b) Input-2, Output-2					
	(c) Input-2, Output-1					
	(d) Input-2, Output-3					
	vi. In 8 to 1 multiplexer, if the value of the select line is 010 then which input is selected:	1	1	1	3	
	(a) I ₆ (b) I ₄					
	(c) I ₂ (d) I ₀					

	[2]		[3]
vii.	Which of the following is not a sequential circuit? (a) Flip flop (b) Decoder (c) Register (d) Counter	1 1 1 4	Q.3 i. Define the parameters used to characterise logic families.
viii.	Ring and Johnson counters are _____. (a) Synchronous counters (b) Asynchronous counters (c) Ripple counters (d) Serial counter	1 1 1 4	ii. Describe Metal oxide semiconductor (MOS) logic families with switching properties of NMOS and PMOS. OR iii. Write short note on TTL and Schottky TTL logic families.
ix.	Which of the following is the correct statement regarding memory? (a) RAM and ROM are volatile memory (b) RAM and ROM are non-volatile memory (c) RAM is volatile while ROM is non-volatile memory (d) RAM is non-volatile while ROM is volatile memory	1 1 1 5	Q.4 i. Write short note on magnitude comparator and parity generator. ii. Define De-multiplexer. Describe 1 to 8 de-multiplexer and design its logic diagram using basic logic gates. OR iii. Explain full adder with its truth table. Design 4 bit parallel adder by using full adder.
x.	In which Programmable Logic Device (PLD), both AND and OR gates are programmable: (a) Programmable Read-Only Memory (b) Programmable Array Logic (c) Programmable Logic Array (d) None of these	1 1 1 5	Q.5 i. Write difference between asynchronous and synchronous counter. ii. Explain SISO, SIPO and PISO shift register with its logic diagram. OR iii. Discuss the limitation of the JK flip-flop and how it is resolved in the Master-Slave JK flip-flop. Explain with its logic diagram.
Q.2 i.	Convert $(1110110)_2$ into octal and hexadecimal number.	2 1 1 1	Q.6 Attempt any two: i. Describe how static RAM and dynamic RAM work with suitable diagrams.
ii.	Define non-weighted code with examples.	2 1 1 1	ii. Discuss ROM organization with its types.
iii.	Subtract 25 from 45 using: (a) 1's complement method (b) 2's complement method	6 2 1 1	iii. Implement the given Boolean function through PLA and PAL-
OR iv.	For the following function- $F(A, B, C, D) = \sum m(0, 1, 2, 5, 8, 9, 10)$ Obtain SOP and POS expression using K-Map.	6 3 1 1	$X = AB + AC'$ $Y = AB' + BC'$ *****

Marking Scheme

RA3CO51 Digital Electronics

Marking Scheme				RA3CO51 Digital Electronics			
Q.1	i) (b) 1111000 ii) (c) 11011 iii) (d) CMOS iv) (b) Limit the maximum speed at which circuit can operate v) (a) Input-3, Output-2 vi) (c) I_2 vii) (b) Decoder viii) (a) Synchronous counters ix) (c) RAM is volatile while ROM is non-volatile memory x) (c) Programmable Logic Array	1 1 1 1 1 1 1 1 1 1		OR	iii. TTL Schottkey TTL	switching properties of PMOS - 2 marks - 3 marks	6
Q.2	i. $(1110110)_2 = 001\ 110\ 110 = (166)_8$ $(1110110)_2 = 0111\ 0110 = (76)_{16}$ ii. Non-weighted code Definition -1M, examples (any two)- 1M iii. 1) 1's complement Method. 1's complement of 25 (100110) $101101 + 100110 = 010100$ 2) 2's complement Method. 2's complement of 25 (100111) $101101 + 100111 = 010100$	-1 mark -1 mark 2 2 -1 mark -2 marks 6 -1 mark -2 marks	2	Q.4	i. magnitude comparator parity generator ii. Define De-multiplexer 1 to 8 demultiplexer description truth table logic diagram using basic logic gates OR iii. full adder explanation truth table Design 4-bit parallel adder by using full adder	- 2 marks -2 marks -1 mark -1 marks - 1 mark - 3 marks -2 marks -1 mark - 3 marks	4
OR	iv. Plotting K-Map and placing correct value Pairing of 1 and finding SOP expression Pairing of 0 and finding POS expression	-2 marks -2 marks -2 marks	6	Q.5	i. asynchronous and synchronous counter – 1 mark for each difference ii. SISO shift register with its logic diagram SIPO shift register with its logic diagram PISO shift register with its logic diagram OR iii. limitation of JK flip-flop (Race around condition working of Master-Slave JK flip-flop. logic diagram	- 2 marks - 2 marks -3 marks - 2 mark - 3 marks - 2 marks	3 7
Q.3	i. Definition of any four parameters ii. Describe Metal oxide semiconductor logic families switching properties of NMOS	-1 marks (for each) - 2 marks - 2 marks	4 6	Q.6	i. static RAM working- dynamic RAM working diagrams for static RAM diagram for dynamic RAM ii. ROM organization Types of ROM	- 1.5 marks - 1.5 marks - 1mark - 1 mark -3 marks -2 marks	5

	[2]		[3]
iii.	Implementation of Boolean function through PLA	2.5 marks	5
	Implementation of Boolean function PAL	- 2.5 marks	
