

Enrollment No.....



Faculty of Engineering  
End Sem (Even) Examination May-2022  
EC3EV03 Low Power VLSI Design  
Programme: B.Tech. Branch/Specialisation: EC

**Duration: 3 Hrs.****Maximum Marks: 60**

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1 i. For implementing 4-input Static NAND Logic, \_\_\_\_PMOS are 1  
connected in \_\_\_\_ & \_\_\_\_ NMOS are connected in:  
(a) 4, Series, 4, Parallel (b) 4, Parallel, 4, Series  
(c) 4, Series, 4, Series (d) 4, Parallel, 4, Parallel
- ii. Dynamic power dissipation is a function of: 1  
(a) Drain Current (b) Rise Time & fall time  
(c) Capacitance (d) All of these
- iii. GIDL stands for- 1  
(a) Gate-Induced Drain Leakage  
(b) Gate-Induced Drain Lowering  
(c) Gate-Influenced Drain Lowering  
(d) Gate-Influenced Drain Leakage
- iv. 'K' stands for \_\_\_\_ in High-K material. 1  
(a) Dielectric Constant (b) Material Constant  
(c) Temperature (d) Potential
- v. Technology scaling \_\_\_\_ the internal capacitances on the chip, 1  
while \_\_\_\_ capacitances remain approximately constant.  
(a) Destroys, external (b) Increases, external  
(c) Reduces, external (d) Dominates, external
- vi. The Power dissipation which is a function of rise and fall time is 1  
\_\_\_\_\_.  
(a) Glitching power dissipation  
(b) Leakage power dissipation  
(c) Static power dissipation  
(d) Short Circuit power dissipation

P.T.O.

[2]

- vii. The type of adder Braun's Multiplier employ is \_\_\_\_\_. **1**  
 (a) Ripple Carry Adder only  
 (b) Carry Propagate adder only  
 (c) Carry Save & Carry Propagate adder  
 (d) Carry Save & Ripple Carry Adder
- viii. In DRAM the number of MOS transistors required for storing a 1-bit data is \_\_\_\_\_. **1**  
 (a) 4 (b) 3 (c) 2 (d) 1
- ix. \_\_\_\_\_ Power estimation determines the major active component during a particular duration. **1**  
 (a) Higher level (b) Architectural  
 (c) Gate Level (d) Instruction level
- x. Glitching Power estimation can be obtained by identifying \_\_\_\_\_. **1**  
 (a) Frequency of switching (b) Instruction delays  
 (c) Propagation delay (d) Dynamic Hazards
- Q.2 i. Explain the significance of Low power design in VLSI. **3**  
 ii. Describe in detail the working of MOS inverter using Static logic. Identify and enlist the power dissipation factors in the circuit. **7**
- OR iii. Which transistor technology is preferably used for VLSI chip designing? Give proper explanation. **7**
- Q.3 i. What is Threshold Roll-off? **2**  
 ii. What are High-K dielectrics? Mention their significance in low power designing. **3**  
 iii. What is power supply gating? Discuss its types. Demonstrate with relevant diagram. **5**
- OR iv. Discuss the following in detail: **5**  
 (a) DIBL (b) Hot carrier injection
- Q.4 i. Discuss the Short circuit and Glitching power dissipation in MOS circuits. **4**  
 ii. What is technology Scaling? Compare various types of scaling. **6**
- OR iii. Illustrate with an example the parallel and pipelined architectural approaches for reducing dynamic power dissipation. **6**

[3]

- Q.5 Attempt any two: **5**  
 i. Discuss the adder architectures for low power VLSI design. **5**  
 ii. Explain Booth multiplication with an example. Compare its performance with Braun's multiplier. **5**  
 iii. Illustrate the reading and writing operation in DRAM. Identify various factors of power dissipation in its architecture? **5**
- Q.6 Write Short note on any two: **5**  
 i. Probabilistic techniques for Power estimation. **5**  
 ii. Software based Power Estimation **5**  
 iii. Logic synthesis for low power design **5**

\*\*\*\*\*

**Marking Scheme**  
**EC3EV03 Low Power VLSI Design**

Q.1	i.	For implementing 4-input Static NAND Logic, ___PMOS are connected in _____& ___ NMOS are connected in: (b) 4, Parallel, 4, Series	1
	ii.	Dynamic power dissipation is a function of: (c) Capacitance	1
	iii.	GIDL stands for- (b) Gate-Induced Drain Lowering	1
	iv.	'K' stands for _____ in High-K material. (a) Dielectric Constant	1
	v.	Technology scaling _____ the internal capacitances on the chip, while _____ capacitances remain approximately constant. (c) Reduces, external	1
	vi.	The Power dissipation which is a function of rise and fall time is _____. (d) Short Circuit power dissipation	1
	vii.	The type of adder Braun's Multiplier employ is _____. (c) Carry Save & Carry Propagate adder	1
	viii.	In DRAM the number of MOS transistors required for storing a 1-bit data is _____. (d) 1	1
	ix.	_____Power estimation determines the major active component during a particular duration. (b) Architectural	1
	x.	Glitching Power estimation can be obtained by identifying _____. (d) Dynamic Hazards	1

Q.2	i.	3 Points (in explanation)	(1 mark*3)	3
	ii.	Working of MOS inverter Circuit diagram Explanation Power dissipation (Any 6)	2 Marks 2 Marks 3 Marks	7
OR	iii.	CMOS technology Merits/advantates (Atleast 6 adv.)	1 Marks 6 Marks	7

Q.3	i.	Define Threshold Roll-off	(As per explanation)	2
	ii.	What are High-K dielectrics Significance in low power designing.	1 Mark 2 Marks	3
	iii.	Power supply gating Discuss its types Demonstrate with relevant diagram.	2 Marks 1 Mark 2 Marks	5
OR	iv.	(a) DIBL (b) Hot carrier injection	2.5 Marks 2.5 Marks	5
Q.4	i.	Short circuit and Glitching power	(2 Marks*2) .	4
	ii.	Define technology Scaling Types of scaling. Compare (3 Points)	2 Marks 1 Mark 3 Marks	6
OR	iii.	Parallel and pipelined architectural approaches	(3 Marks*2)	6
Q.5		Attempt any two:		
	i.	Adder architecture (Atleast two)	(2.5 Marks*2)	5
	ii.	Explain Booth multiplication with an example. Compare its performance with Braun's multiplier.	3 Marks 2 Marks	5
	iii.	Reading and writing operation in DRAM. Power factors (atleast 4)	3 Marks 2 Marks	5
Q.6		Write Short note on any two:		
	i.	Probabilistic techniques with example.	5 Marks	5
	ii.	Software based Power Estimation	(2.5 Marks*2)	5
	iii.	Logic synthesis (Atleast two methods)	(2.5 Marks*2)	5

\*\*\*\*\*