Total No. of Printed Pages:3	f Questions: 6	No. of Que
Enrollment No		
Faculty of Engineering and Sem (Even) Examination May-2019 E3CO21 / EX3CO21 Digital Electronics E: B.Tech. Branch/Specialisation: EE/EX	End Sem EE3CO2	DI-C UNIVERSITY owledge is Power
Maximum Marks: 60	Hrs.	tion: 3 Hrs.
sory. Internal choices, if any, are indicated. Answers of n full instead of only a, b, c or d.	-	_
to BCD (b) 01011001.011100100001 (d) 01011001011100100001 er's value changes most drastically when the 1 reged. Frequency (c) LSB (d) Duty Cycle hown here, assume the D input is LOW, both S and the $\overline{\text{EN}}$ input is HIGH. What is the status of	Convert 59.7210 to BCD (a) 111011 (c) 1110.11 A binary number's value is changed. (a) MSB (b) Frequent For the device shown here	 i. Co (a) (c) ii. A (a) iii. Fo inp
(b) All High except $\overline{Y_0}$ (d) All Low except $\overline{Y_0}$ own here, let all D inputs be LOW, both S inputs \overline{EN} input be LOW. What is the status of the Y	be HIGH, and the EN inp	(b) iv. For be
D ₀ ————————————————————————————————————	output?	oui
(b) High	(a) Low	
(d) Cannot be Determined P.T.O.	(c) Don't Care	(c)

	v.	Q1 = 1, $Q2 = 1$, and $Q3 = 1$. On the sixth clock pulse, the		
		sequence is		
		(a) $Q0 = 1$, $Q1 = 0$, $Q2 = 0$, $Q3 = 0$		
		(b) $Q0 = 1$, $Q1 = 1$, $Q2 = 1$, $Q3 = 0$		
		(c) $Q0 = 0$, $Q1 = 0$, $Q2 = 1$, $Q3 = 1$		
		(d) $Q0 = 0$, $Q1 = 0$, $Q2 = 0$, $Q3 = 1$	1	
	vi.	If $J = K$ (J and K are shorte(d) in a JK flip-flop, what circuit is	1	
		made		
		(a) SR flip-flop (b) Shorted JK flip-flop (c) Strip-flop		
		(c) T Flip-flop (d) D Flip-Flop	_	
	vii.	Which of the following memories uses one transistor and one	1	
		capacitor as basic memory unit		
		(a) SRAM (b) DRAM		
		(c) Both (a) and (b) (d) None of these		
viii. The storage element for a static RAM is the (a) Diode (b) Resistor (c) Capacitor (d) Flip-Flop			1	
	ix.	Which logic family provide minimum power dissipation	1	
		(a) TTL (b) CMOS (c) ECL (d) JFET		
	х.	Using the schematic diagram of a TTL NAND gate, determine the	1	
	state of each transistor (ON or OFF) when all inputs are high.			
		(a) Q1-ON, Q2-OFF, Q3-ON, Q4-OFF		
	(b) Q1-ON, Q2-ON, Q3-OFF, Q4-OFF (c) Q1-OFF, Q2-OFF, Q3-ON, Q4-ON			
		(d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON		
0.2	•	Chata and a man Da Manana's Thanana	2	
Q.2	i. 	State and prove De Morgan's Theorem.		
	ii. 	Convert $Y = A + B\bar{C} + AB + \bar{A}BC$ into standard SOP form		
	iii.	Minimize the following expression: using Tabulation Method 5		
		$f = \sum m(0, 1, 2, 8, 9, 15, 17, 21, 24, 25, 27, 31)$	_	
OR	iv.	Minimize the following logic function using K-maps and realize using NAND gate.	5	
		$F(A, B, C, D) = \sum m(1, 3, 5, 8, 9, 11, 15) + d(2, 13)$		
Q.3	i.	Implement the function using 8×1 multiplexer using $F=$	4	
٧	1,	$\sum (0, 1, 3, 4, 8, 9, 15)$	•	

	11.	Draw the logic diagram of binary to octal decoder and explain the working in detail.	6
OR	iii.	Design a 4-bit magnitude comparator with 3 outputs: A>B, A=B, A <b.< th=""><th>6</th></b.<>	6
Q.4	i.	Realize JK flip flop using SR flip flop.	4
	ii.	Design a MOD-5 Ripple counter using a 3-bit ripple counter.	6
OR	iii.	Explain in detail about ring counter with its logic diagram, state diagram and its sequence table.	6
Q.5		Attempt any two:	
	i.	Draw a RAM cell and explain its working in details.	5
	ii.	Write short note on with suitable schematic	5
		(a) Programmable Logic Array (PLA)	
		(b) Static and Dynamic MOS RAM	
	iii.	Explain in brief EPROM and EEPROM.	5
Q.6		Attempt any two:	
	i.	Explain briefly the operation of TTL NAND gate with the help of a neat diagram.	5
	ii.	Compare the performance of TTL and CMOS logic.	5
	iii.	Explain the features of CMOS.	5

Marking Scheme EE3CO21 / EX3CO21 Digital Electronics

Q.1	i.	Convert 59.7210 to BCD (b) 01011001.011100100001	1		
	ii.	A binary number's value changes most drastically when the is changed. (a) MSB			
	iii.	For the device shown here, assume the D input is LOW, both S inputs are HIGH, and the \overline{EN} input is HIGH. What is the status of the \overline{Y} outputs?	1		
	iv.	(a) All are High For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the EN input be LOW. What is the status of the Y output?	1		
	v.	(a) Low On the fifth clock pulse, a 4-bit Johnson sequence is $Q0 = 0$, $Q1 = 1$, $Q2 = 1$, and $Q3 = 1$. On the sixth clock pulse, the sequence is	1		
	vi.	(c) Q0 = 0, Q1 = 0, Q2 = 1, Q3 = 1 If J = K (J and K are shorted) in a JK flip-flop, what circuit is made (c) T Flip-flop	1		
	vii.	Which of the following memories uses one transistor and one capacitor as basic memory unit	1		
	viii.	(b) DRAM The storage element for a static RAM is the	1		
	ix.	(d) Flip-FlopWhich logic family provide minimum power dissipation(b) CMOS	1		
	х.	Using the schematic diagram of a TTL NAND gate, determine the state of each transistor (ON or OFF) when all inputs are high. (d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON	1		
Q.2	i.	De Morgan's Theorem. Statement 1 mark	2		
	ii.	Proof 1 mark Convert $Y = A + B\bar{C} + AB + \bar{A}BC$ into standard SOP form Complete solution	3		

	iii.	Minimize the following expression: using Tabulation Method		
		Prime implicants	3.5 marks	
		Essential prime implicants	1.5 marks	
OR	iv.	K-maps value feed	1 mark	5
		Grouping	1 mark	
		Equation	1 mark	
		Diagram using NAND gate	2 marks	
Q.3	i.	Implementation		4
	ii.	Binary to octal decoder		6
		Truth table	2 marks	
		K-Map + Equation	2 marks	
		Circuit diagram	2 marks	
OR	iii.	4-bit magnitude comparator with 3 outputs:	A>B, A=B, A <b.< td=""><td>6</td></b.<>	6
		Truth table	2 marks	
		K-Map + Equation	2 marks	
		Circuit diagram	2 marks	
Q.4	i.	Realize JK flip flop using SR flip flop.		4
Q.Ŧ	1.	Truth table	2 marks	•
		Circuit diagram	2 marks	
	ii.	Design a MOD-5 Ripple counter using a 3-b		6
		Truth table	2 marks	
		K-Map + Equation	2 marks	
		Circuit diagram	2 marks	
OR	iii.	Ring counter		6
		Truth table	2 marks	
		K-Map + Equation	2 marks	
		State diagram	1 mark	
		Circuit diagram	1 mark	
Q.5		Attempt any two:		
V .0	i.	RAM cell		5
		Diagram	2 marks	
		Working	3 marks	
	ii.	Write short note on with suitable schematic		5
	111	(a) Programmable Logic Array (PLA)	2.5 marks	
		(b) Static and Dynamic MOS RAM	2.5 marks	
		(c) state and by name 1100 It in	Zie iliuliu	

	iii.	EPROM	2.5 marks	5
		EEPROM.	2.5 marks	
Q.6		Attempt any two:		
	i.	Operation of TTL NAND gate		5
		Diagram	2.5 marks	
		Explanation	2.5 marks	
	ii.	Comparison b/w performance of TTL and	omparison b/w performance of TTL and CMOS logic.	
		At least 10 points 0.5 mark for each	(0.5 mark * 10)	
	iii.	Features of CMOS.	2.5 marks	5
		Diagram	2.5 marks	
