Total No. of Questions: 6

Total No. of Printed Pages:3

Enrollment	No



Faculty of Engineering End Sem Examination Dec-2023

3	UNIVER	IT3CO3	1 Computer System Architecture	
Kr	nowledge i	Programme: B.Tec	ch. Branch/Specialisatio	n: IT
Ourat	tion:	3 Hrs.	Maximum Marl	ks: 60
Vote:	All q	juestions are compulsory. In	ternal choices, if any, are indicated. Answ	ers of
Q.1 (N	MCQ s	s) should be written in full in	stead of only a, b, c or d. Assume suitable of	data if
ecess	sary. l	Notations and symbols have	their usual meaning.	
Q.1	i.	During the execution of a pr	rogram which gets initialized first?	1
		(a) MDR (b) IR	(c) PC (d) MAR	
	ii.	What is the purpose of the "	'opcode" in a machine instruction?	1
		(a) It specifies the memory	address of the operand.	
		(b) It indicates the operation	n to be performed.	
		(c) It stores data values.		
		(d) It controls the flow of the	ne program.	
	iii.	In Micro programmed co	ontrol unit, Micro program consisting of	of 1
		is stored in contro	l memory of control unit.	
		(a) Instruction	(b) Micro instruction	
		(c) Micro program	(d) Macro instruction.	
	iv.	The addressing mode/s, whi	ich uses the PC instead of a general purpos	e 1
		register is		
		(a) Indexed with offset	(b) Relative	
		(c) Direct	(d) Both (a) and (c)	
	v.	Given the following binary	number in 32-bit (single precision) IEEE	- 1
		754 format: 0100000100	0101000000000000000000, What is the	e
		equivalent decimal value?		
		(a) $+8.25$ (b) -8.25	(c) $+9.25$ (d) -9.25	
	vi.		in the cache memory it is called as	. 1
		(a) HIT	(b) MISS	
		(c) FOUND	(d) ERROR	
	vii.	-	ol for data transfer is an example of	_ 1
		type of data transfer.		
		(a) Synchronous	(b) Asynchronous	
		(c) Indirect	(d) Inter-leaving	

	viii.	The DMA controller has	_ register.		1
		(a) 4 (b) 2 (c)	3	(d) 1	
	ix.	Which of the following is not a co	ommon pip	eline hazard?	1
		(a) Structural hazard (b)	Data hazar	d	
		(c) Control hazard (d)	Instruction	hazard	
	х.	In a pipeline, what is the purpose	of the "Exe	ecute" stage?	1
		(a) To fetch the next instruction			
		(b) To decode the instruction			
		(c) To perform the operation spec	ified by the	einstruction	
		(d) To write the result to memory	,		
Q.2	i.	Explain the address bus in compu	ıter system		2
2.2	ii.	Describe Von-Neumann architect	•		3
	iii.	Write a program to evaluate the a		statement into two address	5
	111.	one address and zero address:	aritimietie s	statement into two address,	J
		X = (A+B)*(C+D)			
)R	iv	What is instruction cycle? Draw	flow char	t and explain fetch phase.	5
31 0	1,,	decode phase, and execute phase			
		F P.1			
Q.3	i.	How the CPU has organized with	stack impl	ementation?	2

Q.3 i. How the CPU has organized with stack implementation?ii. What is the function of control unit? Explain hardwired and micro programmed control unit.

OR iii. At memory address 200, two word instructions, load to AC is stored 8 with a mode bit as a most significant bit, at location 201 the address stored is 500. At location 202 next instructions is stored. The following numbers are stored at different memory locations as shown:

Memory location (Address)	Memory content
399	450
400	700
500	800
600	900
702	325
800	300

If the content of PC is 200, while the content of register R1 is 400, XR register is 100. If all the numbers and address are in decimal number, find out content of AC and effective address for the following addressing modes-

(a) Direct address

(b) Indirect address

(c) Relative address

(d) Indexed address

- Q.4 i. Convert decimal number (53.125)₁₀ into 32-bit single precision floating **4** point binary number using IEEE-754 floating point representation.
 - ii. Explain Booth's Algorithm. Show the step-by-step multiplication using **6** Booth's algorithm to multiply the number (+7) and (-3) in binary.
- OR iii. Consider a computer system with cache memory and main memory of 6 size 32KB and 4GB respectively. The cache memory block size is 32B which uses direct mapping. Assume that the memory is byte addressable then find out the number of bits needed for cache indexing and tag bits respectively.
- Q.5 i. Difference between programmed I/O and Interrupt-initiated I/O.
 - ii. What is serial and parallel data transmission? Draw and explain the 6 concept of handshaking through source initiated and destination initiated method in asynchronous data transfer?
- OR iii. Explain direct memory access. What is meant by burst transfer and 6 cycle stealing?
- Q.6 Attempt any two:
 - i. Explain the concept of instruction pipelining in a CPU. What are the stages of a typical instruction pipeline?
 - ii. What are pipeline hazards in the context of instruction execution? How 5 can they be mitigated or resolved?
 - iii. In what scenarios would a vector processor be more advantageous than 5 a pipelined processor?
