$\Gamma \cap 1$
4

MA	OI-C	200
	VERSI	

Enrollment No.....

Faculty of Engineering End Sem (Odd) Examination Dec-2018 CA5CO03 Computer Organization & Architecture

Programme: MCA Branch/Specialisation: Computer

Application

Maximum Marks: 60 Duration: 3 Hrs.

rs of

	-	uestions are compulsory. Internal cl) should be written in full instead of	_	wer	
Q.1	i.	Convert the following binary numbers (a) 15 (b) 18 (c) 14		1	
	ii.	Which of the following is the m code for computer input and output (a) GPAY (b) ASCII (c) P	t?	1	
	iii.	 (a) GRAY (b) ASCII (c) PARITY (d) EBCDIC Which language is termed as the symbolic depiction used for 1 indicating the series: (a) Random transfer language (b) Register transfer language (c) Arithmetic transfer language (d) All of these 			
	iv.	` , ' E	aputer performs on data that put arithmetic all of these	1	
	v.	The DMA controller has (a) 4 (b) 2 (c) 3	<u> </u>	1	
	vi.	The technique whereby the DM cycles of the processor to operate i (a) Fast conning (b) M	A controller steals the access	1	
	vii.	Which of the following is a 16-bit (a) AL (b) AX (c) A	=	1	

	viii.	iii. The number of address and data lines of 8086		
		(a) 8 and 8 (b) 16 and 16 (c) 20 and 16 (d) 16 and 20		
	ix.	SDRAM stands for:	1	
		(a) System dynamic random access memory		
		(b) Synchronous dynamic random access memory		
		(c) Both (a) and (b)		
		(d) None of these		
	х.	The memory bus is also referred as:	1	
		(a) Data bus (b) Address bus		
		(c) Memory bus (d) All of these		
Q.2	i.	Convert (108) ₁₀ into binary, octal, and Hexadecimal.		
	ii.	Draw and explain 16*1 Multiplexer.	7	
OR iii.		Define and explain Boolean Variable, Boolean algebra, Boolean	7	
		expression and logic diagram with example.		
Q.3	i.	What do you mean by micro operation? Explain giving example.		
	ii.	Draw and explain 4-bits arithmetic circuit	7	
OR	iii.	What is register transfer? Explain unconditional and conditional	7	
		transfer giving example of each.		
Q.4	i.	What do you mean by zero, one and two address instructions?	3	
		Explain with suitable example.		
	ii.	What do you mean by instruction set of computer? Explain when	7	
		the instruction set is said to be complete.		
OR	iii.	Explain hardwired implementation of control unit.	7	
Q.5	i.	What are the features of 8086?	4	
	ii.	Draw the block diagram of 8086. Explain in brief.	6	
OR	iii.	Explain different addressing modes in 8086.	6	
Q.6		Attempt any two:		
	i.	Explain different types of ROM.	5	
	ii.	Build 256*8 using 128*8 chips.	5	
	iii.	Explain contemporary memory hierarchy structure.	5	

P.T.O.

Marking Scheme

CA5CO03 Computer Organization & Architecture

Q.1	i.	Convert the following binary number to decimal. 0 (d) 11	10112	1
	ii.	Which of the following is the most widely used alph for computer input and output? (b) ASCII	nanumeric code	1
	iii.	Which language is termed as the symbolic depi indicating the series: (b) Register transfer language	ction used for	1
	iv.	Which are the operation that a computer performs of in register: (d) All of these	on data that put	1
	v.	The DMA controller has registers (c) 3		1
	vi.	The technique whereby the DMA controller steals the of the processor to operate is called (c) Cycle stealing	ne access cycles	1
	vii.	Which of the following is a 16-bit register? (b) AX		1
,	viii.	The number of address and data lines of 8086(c) 20 and 16		1
	ix.	SDRAM stands for: (b) Synchronous dynamic random access memory		1
	х.	The memory bus is also referred as: (a) Data bus		1
Q.2	i.	Convert (108) ₁₀ into binary Octal Hexadecimal.	1 mark 1 mark 1 mark	3
	ii.	Draw16*1 Multiplexer Explanation	3 marks 4 marks	7
OR	iii.	Definition Boolean algebra Boolean expression	1 mark 2 marks 2 marks	7
		Logic diagram	2 marks	

Q.3	i.	Micro operation	2 marks	3
		Example.	1 mark	-
	ii.	Draw 4-bits arithmetic circuit	3 marks	7
0.0		Explanation	4 marks	_
OR	iii.	Register transfer	3.5 marks	7
		Unconditional and conditional transfer	3.5 marks	
Q.4 i.		Zero, one and two address instructions with example	le	3
		1 mark for each	(1 mark * 3)	
	ii.	Instruction set of computer	3.5 marks	7
		When the instruction set is said to be complete	3.5 marks	-
OR	iii.	Hardwired implementation of control unit.	S.S marks	7
OIC	111.	Diagram	3.5 marks	,
		Explanation	3.5 marks	
		Explanation	5.5 marks	
Q.5	i.	Features of 8086?		4
	ii.	Block diagram of 8086	3 marks	6
		Explanation	3 marks	
OR	iii.	Different addressing modes in 8086.	2 marks	6
		Explanation	4 marks	
Q.6		Attempt any two:		
	i.	Different types of ROM.		5
		Definition	2 marks	
		Explanation of types	3 marks	
	ii.	Build 256*8 using 128*8 chips.		5
		Diagram	2 marks	
		Explanation	3 marks	
	iii.	Contemporary memory hierarchy structure.		5
		Diagram	2 marks	
		Explanation	3 marks	
