
Total No. of Questions: 6

#### Total No. of Printed Pages:3





# Faculty of Engineering End Sem (Odd) Examination Dec-2019

#### EC3EV05 / EI3EV05

### VLSI for Wireless Communication

Programme: B.Tech. Branch/Specialisation: EC/EI

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Communication happens only in one direction Q.1 i. 1 (a) Simplex (b) Duplex (c) Half Duplex (d) None of these In enhancement MOSFET the magnitude of output current \_\_\_\_\_ 1 due to increase in magnitude of gate potential (a) Increase (b) Remain constant (c) Decrease (d) None of these Which of the following is not a reason for distortion in amplifier 1 output? (a) Incorrect biasing level (b) Sinusoidal input (c) Nonlinear amplification (d) Large input signal \_\_\_\_\_ is defined as the ratio of input signal to noise ratio of 1 output signal to noise ratio (a) Noise figure (b) Noise temperature (d) None of these (c) SNR The power consumption of static CMOS gates varies with the \_\_\_\_ 1 of power supply voltage. (a) Square (b) Cube (d) 1/8 th power (c) Fourth power In CMOS circuits, which type of power dissipation occurs due to 1 switching of transient current and charging & discharging of load capacitance? (a) Static dissipation (b) Dynamic dissipation

(d) None of these

P.T.O.

(c) Both (a) and (b)

[2]

	vii.	An ideal op-amp has	1
		(a) Infinite input resistance	
		(b) Zero output voltage	
		(c) Infinite differential voltage gain	
		(c) All of these	
	viii.	In two stage op-amp, what is the purpose of compensation circuit?	1
		(a) To provide high gain	
		(b) To lower output resistance & maintain large signal swing	
		(c) To establish proper operating point for each transistor in its Q state	
		(d) To achieve stable closed-loop performance	
	ix.	The PLL device is:	1
		(a) Feedback system that compares output frequency and input frequency	
		(b) Feedback system that compares output phase and input phase	
		(c) Linear system that compares output resistance and input resistance	
		(d) Non-Linear system that compares output current and input current	
	х.	The Logic gate that works similar to phase detector is	1
		(a) AND gate (b) OR gate (c) XOR gate (d) NOT gate	
Q.2	i.	What is the need of communication engineering for IC engineers?	2
	ii.	Define envelope fading?	3
	iii.	Develop the points to explain about the Binary Phase shift keying.	5
OR	iv.	Explain the different types of Optical fibers with suitable diagram.	5
Q.3	i.	Name the various applications of LNA circuit.	2
	ii.	Discuss trade -off between noise figure and power.	3
	iii.	Summarize the distortion due to non linearites.	5
OR	iv.	Demonstrate the various Non linearites that arise in design of receiver front end.	5
Q.4	i.	Why double balanced mixer is commonly used? Justify?	2
	ii.	Discuss about the mixer topology.	3
	iii.	Write a note on passive CMOS mixer.	5

[3]

OR	iv.	Point out the detailed analysis of Gilbert mixer for the following  (a) Distortion  (b) Low frequency case	5
Q.5	i. ii.	What is mean by Quantization noise.  Discuss in detail various types of DAC used in communication system.	2
OR	iii. iv.	Explain architecture of Analog to Digital Convertor.  Explain the operation of sample and hold circuit.	5 5
Q.6	14.	Attempt any two:	2
Q.o	i. ii. iii.	Write the design and function of PLL based frequency synthesizer.  Analyse the operation of a Ring oscillator with a neat diagram.  Explain positive feedback theory of VCO with the required expressions.	5 5 5

\*\*\*\*\*

## **Marking Scheme**

## EC3EV05 / EI3EV05 VLSI for Wireless Communication

Q.1	i.	Communication happens only in one direction		1
	ii.	(a) Simplex In enhancement MOSFET the magnitude of output	current	1
		due to increase in magnitude of gate potential		
		(a) Increase		
	iii.	Which of the following is not a reason for distor	tion in amplifier	1
		output?		
		(d) Large input signal		
	iv.	is defined as the ratio of input signal	to noise ratio of	1
		output signal to noise ratio		
		(a) Noise figure		
	v.	The power consumption of static CMOS gates var	ies with the	1
		of power supply voltage.		
		(a) Square		
	vi.	In CMOS circuits, which type of power dissipation		1
		switching of transient current and charging & dis	scharging of load	
		capacitance?		
		(b) Dynamic dissipation		
	vii.	An ideal op-amp has		1
		(c) All of these		
	viii.	In two stage op-amp, what is the purpose of compet	nsation circuit?	1
		(d) To achieve stable closed-loop performance		
	ix.	The PLL device is:		1
		(b) Feedback system that compares output phase an		_
	х.	The Logic gate that works similar to phase detector	18	1
		(c) XOR gate		
Q.2	i.	Need of communication engineering for IC engineer	ers	2
	ii.	Definition of envelope fading		3
	iii.	Develop at least five points about the Binary Phase	shift keying	5
		1 mark for each point	(1 mark * 5)	
OR	iv.	Types of Optical fibers	3 marks	5
		Diagram	2 marks	
Q.3	i.	Naming the applications of LNA circuit.		2
	ii.	Trade -off between noise figure and power		3
		3 differences 1 mark for each	(1 mark * 3)	

iii.	Distortion due to non linearites		5
	Stepwise marking		
iv.	Non linearites that arise in design of receiver fro	nt end	5
	At least three issues		
i.	Reason for using double balanced mixer commo	nly	2
ii.	Mixer topology.		3
iii.	Passive CMOS mixer		5
	Diagram	2 marks	
	Functionality	3 marks	
iv.	(a) Distortion	2.5 marks	5
	(b) Low frequency case	2.5 marks	
i.	Quantization noise.		2
ii.	Types of DAC used in communication system.		3
iii.	Architecture of Analog to Digital Convertor	3 marks	5
	Explanation	2 marks	
iv.	Operation of sample and hold circuit	3 marks	5
	Diagram	2 marks	
	Attempt any two:		
i.	PLL based frequency synthesizer		5
	Design	2.5 marks	
	Function	2.5 marks	
ii.	Operation of a Ring oscillator	2.5 marks	5
	Diagram	2.5 marks	
iii.	Positive feedback theory of VCO	3 marks	5
	Expressions	2 marks	
	<ul><li>i.</li><li>ii.</li><li>iii.</li><li>ii.</li><li>ii.</li><li>iii.</li></ul>	Stepwise marking  iv. Non linearites that arise in design of receiver fro At least three issues  i. Reason for using double balanced mixer commo ii. Mixer topology.  iii. Passive CMOS mixer Diagram Functionality  iv. (a) Distortion (b) Low frequency case  i. Quantization noise.  ii. Types of DAC used in communication system.  iii. Architecture of Analog to Digital Convertor Explanation  iv. Operation of sample and hold circuit Diagram  Attempt any two:  i. PLL based frequency synthesizer Design Function  ii. Operation of a Ring oscillator Diagram  iii. Positive feedback theory of VCO	iv. Non linearites that arise in design of receiver front end At least three issues  i. Reason for using double balanced mixer commonly ii. Mixer topology. iii. Passive CMOS mixer Diagram 2 marks Functionality 3 marks iv. (a) Distortion 2.5 marks (b) Low frequency case 2.5 marks  i. Quantization noise. ii. Types of DAC used in communication system. iii. Architecture of Analog to Digital Convertor 3 marks Explanation 2 marks iv. Operation of sample and hold circuit 3 marks Diagram 2 marks  Attempt any two: i. PLL based frequency synthesizer Design 2.5 marks Function 2.5 marks ii. Operation of a Ring oscillator 2.5 marks Diagram 3 marks Diagram 4 marks Diagram 4 marks Dia

\*\*\*\*\*