Total No. of Questions: 6

Total No. of Printed Pages:3

#### Enrollment No.....



# Faculty of Engineering End Sem (Even) Examination May-2018 IT3CO04 Computer System Organization

Programme: B.Tech. Branch/Specialisation: IT

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of

Q.1 (MCQs) should be written in full instead of only a, b, c or d. ..... is used to store data in registers. 1 (a) D Flip flop (b) JK Flip Flop (c) RS Flip flop (d) None of these ii. Which of the register/s of the processor is/are connected to Memory Bus? (a) PC (b) MAR (c) IR (d) Both (a) and (b) iii. The instruction, Add #45, R1 does..... 1 (a) Adds the value of 45 to the address of R1 and stores 45 in that address (b) Adds 45 to the value of R1 and stores it in R1 (c) Finds the memory location 45 and adds that content to that of R1 (d) None of these iv. The CISC stands for..... (a) Computer Instruction Set Compliment (b) Complete Instruction Set Compliment (c) Computer Indexed Set Components (d) Complex Instruction set computer The Flag 'V' is set to 1 indicates that..... (a) The operation is valid (b) The operation is validated (c) The operation as resulted in an overflow (d) None of these

P.T.O.

	vi.	The access time of memory is the time required for	1			
		performing any single CPU operation.				
		(a) Longer than (b) Shorter than				
		(c) Negligible than (d) Same as				
	vii.	The system is notified of a read or write operation by	1			
		(a) Appending an extra bit of the address				
		(b) Enabling the read or write bits of the devices				
		(c) Raising an appropriate interrupt signal				
		(d) Sending an special signal along the BUS				
	viii.	The DMA transfers are performed by a control circuit called as	1			
		(a) Device Interface (b) DMA Controller				
		(c) Data Controller (d) Overlooker				
	ix.	Each stage in pipelining should be completed withincycle.	1			
		(a) 1 (b) 2 (c) 3 (d) 4				
	х.	In Flynn's taxonomy, Super Computer is based on	1			
		Structure.				
		(a) SISD (b) SIMD (c) MISD (d) MIMD				
			_			
Q.2	i.	What is a register? Explain the function of MAR, PC, IR & MBR.	2			
	ii.	What is Von Neumann model? Write down the functional block of	3			
		the Von Neumann computer model.	_			
	iii.	What is Instruction cycle? Draw the fetch, decode and execute	5			
ΟD	:	phase of instruction cycle.	_			
OR	iv.	What is Instruction format? Explain the types of instruction formats	5			
		with an example.				
Q.3	i.	Differentiate between RISC and CISC computer.	3			
Q.5	ii.	What is addressing modes? Explain the types of addressing modes.	7			
OR		What is stack based organization? Write a program to evaluate	7			
OIC	111.	following arithmetic expression in one-address, zero-address	,			
		instruction format :- $X=(A+B)*(C+D)$				
		()				
Q.4	i.	What is memory hierarchy? Discuss with the speed and cost	3			
•		parameter?				
		•				

	ii.	Show the Step by step multiplication process using booth's algorithm for the following number:- multiplicand is (-23) and multiplier is (+19).	7
OR	iii.	<ul> <li>A digital computer has a memory unit of 64K × 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words.</li> <li>(a) How many bits are there in the tag, index, block and word fields of the address format?</li> <li>(b) How many bits are there in each word of cache and how are they divided into Functions? Include a valid bit.</li> <li>(c) How many blocks can the cache accommodate.</li> </ul>	7
Q.5	i.	What is serial and parallel data transmission? Explain the handshaking method for asynchronous data transfer?	4
	ii.	What is Input-Output Interface? Draw and explain the Asynchronous communication interface?	6
OR	iii.	What do you mean by initialization of DMA controller? How does DMA controller work? Explain with suitable block diagram?	6
Q.6		Attempt any two:	
	i.	What is pipeline processing? Explain the arithmetic pipelining with the help of an example. Also draw the space time diagram for a four segment pipeline showing the time it takes to process eight tasks.	5
	ii. iii.	What is an Array processor? Describe the types of Array processor? A Non- pipelined system takes 100 ns to process a task. The same	5 5
		task can be processed in a six segment pipeline with a clock cycle of 20 ns. Determine the speedup ratio of the pipeline for 200 tasks. What is the maximum speed up that can be achieved?	

\*\*\*\*\*

## **Marking Scheme**

**IT3CO04** Computer System Organization

Q.1	i.	is used to store data in registers.		1
		(a) D Flip flop		
	ii.	Which of the register/s of the processor is/are conn	nected to Memory	1
		Bus?		
		(b) MAR		
	iii.	The instruction, Add #45, R1 does		1
		(b) Adds 45 to the value of R1 and stores it in R1		
	iv.	The CISC stands for		1
		(d) Complex Instruction set computer		
	v.	The Flag 'V' is set to 1 indicates that	•••••	1
		(c) The operation as resulted in an overflow		
	vi.	The access time of memory is the	time required for	1
		performing any single CPU operation.		
		(a) Longer than		
	vii.	The system is notified of a read or write operation	by	1
		(d) Sending an special signal along the BUS		
	viii.	The DMA transfers are performed by a control circ	cuit called as	1
		(b) DMA Controller		
	ix.	Each stage in pipelining should be completed with	incycle.	1
		(a) 1		
	х.	In Flynn's taxonomy, Super Computer is bas	sed on	1
		Structure.		
		(d) MIMD		
Q.2	1.	Definition of register	1 mark	2
		Function of each register that given in question		
		`	*4 = 1  mark	_
	ii.	Von Neumann model	1 mark	3
		subsystem of the von neumann computer model	2 marks	
	iii.	Instruction cycle	2 marks	5
		Flowchart of the fetch, decode and execute pha	se of instruction  3 marks	
OR	iv	cycle(Basic Cycle) Definition of Instruction format	3 marks 1 mark	5
OK	1 / .	Types of instruction formats with an example.	4 marks	J
		1 mark each type (1 mark *4)	T IIIai Ko	
		i mark each type (i mark '4)		

i.	. Differentiate between RISC and CISC computer.			3		
	0.5 Marks for	each difference	e		(0.5 mark *6)	
ii.	Defining the a	addressing mod	les		1 mark	7
	Types of addr	ressing modes (	0.5 mark eac	eh)	6 marks	
iii.	Stack based o	rganization			3 marks	7
	Evaluate arith	metic expression	on in one-ado	dress instr	uction format	
					2 marks	
	Evaluate arith	metic expression	on in zero-ad	dress instr	ruction format	
					2 marks	
i.	Memory hiera	archy			2 marks	3
	Discuss with	the speed and c	ost paramete	er	1 mark	
ii.	Booth's algor	ithm.			3 marks	7
	Showing algo	rithm			4 marks	
iii.	Describing direct mapping in cache memory.				2 marks	7
	For right answ	ver of (a)			2 marks	
	For right answ	ver of (b)			2 marks	
	For right answ	ver of (c)			1 mark	
	(a) How mar	ny bits are the	ere in the ta	ag, index,	block and word	
	fields of the	he address form	nat?			
	Answer: 64K	*16 = 16-bit da	ata and 16 bi	t- address		
	6 bit	8 bit	21	oit		
	Tag	Block		Word		
		Index	=	10-bit cac	he address	
	ii. iii.	ii. Defining the a Types of addr iii. Stack based o Evaluate arith  Evaluate arith  i. Memory hiera Discuss with ii. Booth's algor Showing algor Showing algor iii. Describing di For right ansy For right ansy For right ansy (a) How man fields of th Answer: 64K 6 bit Tag	<ul> <li>ii. Defining the addressing modes (Types of addressing modes (Type</li></ul>	<ul> <li>0.5 Marks for each difference</li> <li>ii. Defining the addressing modes</li></ul>	<ul> <li>0.5 Marks for each difference</li> <li>ii. Defining the addressing modes</li></ul>	ii. Defining the addressing modes Types of addressing modes (0.5 mark each) Types of addressing modes Types of addressing marks Types of addressing modes Types of addressing modes Types of addressing marks Types of add

(b) How many bits are there in each word of cache and how are they divided into Functions? Include a valid bit.

### **Answer:**

1 bit	6 bit	16 bit	= 23 bits in each word of the cache
Valid	Tag	Data	

(c) How many blocks can the cache accommodate.

## **Answer:**

 $2^8 = 256$  Blocks of 4 words each. A digital computer has a memory unit of  $64K \times 16$  and a cache memory of 1K words. The cache uses direct mapping with a block size of four words

Q.5	i.	Serial and parallel data transmission 2 marks						
		Handshaking method for asynchronous data transfer2 marks						
	ii.	Input-Output Interface with reason 2 marks	6					
		Diagram of the Asynchronous communication interface						
		2 marks						
		Explanation of the Asynchronous communication interface						
		2 marks						
OR	iii.	Suitable block diagram. 3 marks	6					
		Initialization of DMA controller and How does DMA controller						
		work. 3 marks						
0.6		•						
Q.6		Attempt any two:	_					
	i.	Defining pipeline processing. 1 mark	5					
		Describing the arithmetic pipelining with example 2 marks						
		Diagram for a four segment pipeline showing the time it takes to						
		process eight tasks 2 marks	_					
	ii.	Array processor 1 mark	5					
		2 marks for each Types of Array processor 4 marks	5					
	iii.	Determine the speedup ratio of the pipeline for 200 tasks						
		3 marks						
		Calculating the maximum speed up that can be achieved						
		Solution: 2 marks  nt <sub>n</sub>						
		S =						
		$(\mathbf{k+n-1})\mathbf{t_p}$						
		Where k=6, tn=100 ns, $n = 200$ , $t_p=20$ ns						
		77 Here N=0, th=100 Hs, H = 200, tp=20 Hs						
		200*100						
		S = = 4.8780  Ans						
		(6+200-1)*20						
		$t_n \qquad 100$ $S_{max.} = = 5 \text{ Ans.}$						
		$t_p$ = $= 5$ Ans.						
		<b>L</b> p <b>2</b> 0						

\*\*\*\*\*