Total No. of Questions: 6

Total No. of Printed Pages:2

Enrollment No	
---------------	--



Faculty of Engineering End Sem Examination May-2023 EE3CO08 / EX3CO08

Microprocessors & Microcontrollers

Programme: B.Tech. Branch/Specialisation: EE/EX

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

Q.1	i.	Which instru	ction is not pres	sent in 8085?		1
		(a) DAD	(b) LXI	(c) MUL	(d) INX	
	ii.	Which one of the following is not a vectored interrupt?				
		(a) TRAP	(b) INTR	(c) RST 5.5	(d) RST 7.5	
	iii. PUSH operation in 8086 microprocessor-					
		(a) Increase SP by 2		(b) Increase S	SP by 1	
		(c) Decrease	SP by 2	(d) Decrease	SP by 1	
	iv.	Which is not	valid?			1
		(a) MOV AX	.,[BX]	(b) MOV AX	,20[BX]	
		(c) MOV AX	.,[1000H]	(d) MOV [20	00H],[1000H]	
v. Which is PIC (Programmable interrupt controller) controller?				troller) controller?	1	
		(a) 8259 (b) 8257	(c) 8253	(d) 8251	
	vi.	HLDA stands for-				1
	(a) High Access		(b) Hold Ack	nowledgement		
		(c) Hold Acc	ess	(d) High Ack	nowledgement	
	vii.	Bit addressab	ole memory pre	sent in 8051 is-		1
		(a) 8 byte	•	(c) 32 byte	•	
	Viii.	i. 8051 has crystal frequency of 20MHz its machine cycle is-			•	1
		(a) 1µs	(b) 0.60 μs	(c) 1.085 µs	(d) 0.50 μs	
	ix. 80486 is bit processor.					1
		(a) 32	(b) 16	(c) 64	(d) 128	

P.T.O.

[2]

	х.	80286 has _	pins.				1
		(a) 32	(b) 68	(c) 40	(d) 70		
Q.2	i.						3
	ii.	Explain abou	ut memory rea	d and write cy	ycle, with neat sketc	h.	7
OR	iii.	Draw and explain architecture of 8085 microprocessor. 7					7
Q.3	i.		-	instruction q	ueue in 8086 micro	processors.	4
		How its size					
	ii.				st number out of tegive comments.	en numbers	6
OR	iii.	Define add		e. Classify	addressing modes	for 8086	6
0.4		Why intenfer	oino obina ono	mandad?			2
Q.4	i. ii.	•	cing chips are				3 7
OR	iii.		ART with neat	_			7
OK	111.	Diaw and ex	plain 8255 ch	ip with CWK	•		,
Q.5	i.	Differentiate	between 808	5/8086/8051 ((any 3).		3
	ii.	Interface 8	3051 microc	controller w	ith memory of	following	7
		specification	ı:				
		(a) 16 KB R	AM				
		(b) 32 KB R	OM				
		Also draw a	suitable diagr	am.			
OR	iii.	Classify inst	ruction set of	8051. Describ	e any three with exa	imples.	7
Q.6		Attempt any	two:				
	i.	Write differ	ences betwee	n Von Neun	nann architecture ai	nd Harvard	5
		architecture	with block dia	ıgram.			
	ii.	Compare RI	SC and CISC	in tabular fori	nat.		5
	iii.	Write short i	note on ARM	processor.			5

MARKING SCHEME EE3CO08-EX3CO08 [T]

Microprocessors & Microcontrollers

Q.1	i.	Which instruction is not present in 8085?	c
		a. DAD b. LXI c. MUL d. INX	
	ii.	Which one of the following is not a vectored interrupt?	b
		a. TRAP b. INTR c.RST 5.5 d. RST 7.5	
	iii.	PUSH operation	c
		a. Increase SP by 16 bit b. Increase SP by 8 bit	
		c. Decrease SP by 16 bit d. Decrease SP by 8 bit	
	iv.	Which is not valid	d
		a.MOV AX,[BX] b. MOV AX,20[BX]	
		c. MOV AX,[1000H] d. MOV [2000H],[1000H]	
	V.	Which is PIC (Programmable interrupt controller) controller	a
		a. 8259 b.8257 c.8253 d.8251	
	vi.	HLDA stands for	b
		a. High Access b. Hold Acknowledgement	
		c. Hold Access d. High Acknowledgement	
	VII.	Bit addressable memory present in 8051 is	b
		a. 8 byte b. 16 byte c. 32 byte d. 64 byte	
	V111.		b
		a. 1μs b. 0.60 μs c. 1.085 μs d. 0.50 μs	
	ix.	80486 is bit processor	a
		a.32 b. 16 c.64 d. 128	
	х.	80286 has pins	b
		a.32 b.68 c. 40 d.70	
Q.2	i.	Define machine cycle, instruction cycle and T state?	3
		Definition of each 1 mark	
	ii.	Explain about memory read and write cycle, with neat sketch?	7
		Memory read + diagram $= 2+1.5$	
		Memory write $+$ diagram $= 2+1.5$	
OR	iii.	Draw and explain architecture of 8085?	7
		Explanation +sketch = $4+3$	
Q.3	i.	Write the significance of instruction queue in 8086? How its size	4
		is decided?	
		Significance 2 marks	

		Size decision 2 marks	
	ii.	Write an 8086 program to find largest number out of ten numbers stored at location 2000H: 0600H? Also give comments.	6
OD		ALP + comments = 4+2	_
OR	iii.	Define addressing mode? Classify addressing modes for 8086 with examples?	6
		Definition + classification = 1+5	
Q.4	i.	Why interfacing chips are needed?	3
		Detail 3 marks	_
	ii.	Explain USART with neat diagram?	7
OR	iii.	Explanation+ diagram= 4+3 Draw and explain 8255 chip with CWR?	7
OK	111.	Explanation+ diagram + $CWR = 3+2+2$,
Q.5	i.	Differentiate between 8085/8086/8051 (any 3)	3
(ii.	Design a 8051 microcontroller with following specification:	7
		A) 16KB RAM	,
		B) 32KB ROM	
		3.5 Marks each	
OR	iii.	Classify instruction set of 8051? Describe any 3 with examples Classify+ examples = 2+5	7
		Classify Champles – 2+3	
Q.6		Attempt any two:	
	i.	Write differences between Von Neumann architecture and	5
		Harvard architecture with block diagram?	
		2.5 Marks Each	
	ii.	Compare RISC and CISC in tabular format?	5
	::::	5 parameter each has 1 marks	_
	iii.	Write short note on ARM processor? detail and diagram =3+2	5
		uctan and diagram = J + Z	
