Total No. of Questions: 6

Total No. of Printed Pages:3

## Enrollment No.....



## Faculty of Engineering / Science End Sem Examination Dec-2023

CS3CO34 / BC3CO54 Computer System Architecture

Programme: B.Tech. / B.Sc

Branch/Specialisation: CSE All

/ Computer Science **Maximum Marks: 60** 

**Duration: 3 Hrs.** 

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of ne

		should be written in full instead of cotations and symbols have their usual	only a, b, c or d. Assume suitable data in the meaning.	if		
Q.1	i.	Which operation is extremely useful	ıl in serial transfer of data?	1		
		(a) Logical micro-operation	(b) Arithmetic micro-operation			
		(c) Shift micro-operation	(d) All of these			
	ii.	The average time required to reac	h a storage location in memory and	1		
		(a) Seek time	(b) Turnaround time			
		(c) Access time	(d) Transfer time			
	iii.	If memory access takes 20 ns with	cache and 110 ns without it, then the	1		
		ratio (cache uses a 10 ns memory) is-				
		(a) 0.93 (b) 0.9	(c) 0.88 (d) 0.87			
	iv.					
		to have each instruction explicitly specify-				
		(a) The address of next instruction to be run				
		(b) Address of previous instruction				
		(c) Both (a) and (b)				
		(d) None of these				
	v.	v. In signed-magnitude binary division, if the dividend is (11100)				
		divisor is (10011) <sub>2</sub> then the result is	S-			
		(a) $(00100)_2$ (b) $(10100)_2$	(c) $(11001)_2$ (d) $(01100)_2$			
	vi.	vi. The addressing mode used in an instructions of the form ADD 2				
		(a) Absolute (b) Indirect	(c) Index (d) None of these			
	vii.	. Which of the following memory unit communicates directly with the				
		CPU?				
		(a) Auxiliary memory	(b) Main memory			
		(c) Secondary memory (d) None of these				

P.T.O.

ı	7	ı
ı		ı

	viii.	TRAP is a interrupt which has the priority among all	1		
		other interrupts.			
		(a) Maskable, lowest			
		(b) Non-maskable, highest			
		(c) Maskable, second-lowest			
	(d) Non-maskable, second-highest				
	ix.	Which one of the following is a characteristic of CISC (Complex	1		
		Instruction Set Computer)?			
	(a) Fixed format instructions				
	(b) Variable format instructions				
		(c) All instructions are executed in single clock cycle			
	(d) None of these				
	x. SMID represents an organization that				
		(a) Refers to a computer system capable of processing several programs at the same time			
		(b) Represents organization of single computer containing a control unit, processor unit and a memory unit			
		(c) Includes many processing units under the supervision of a common control unit			
		(d) None of these			
Q.2	i.	List the functional units of a computer system.	2		
	ii.	Design an 8x4 memory subsystem constructed from two 8x2 ROM chips.	3		
	iii.	Explain the different levels of hierarchy of bus systems.	5		
OR	iv.	What is micro-operation? List the different categories of micro-operations with example.	5		
Q.3	i.	Define register indirect mode.	2		
	ii.	Compare assembly language with high level language. Write a program	8		
		using assembly language of 8085 microprocessor to check whether a			
		given number is odd or even. If the given number is even then display '1'			
		on its SOD line. Give the flow chart also.			
OR	iii.	Define instruction cycle. Explain instruction cycle in detail with flowchart.	8		
Q.4	i.	What do you mean by overflow and underflow in floating point numbers?	3		
		numbers:			

[3]

- ii. Explain Booth's Algorithm for multiplying binary integers. Also draw 7 the flowchart to support your answer.
- OR iii. Discuss Hardware implementation of addition and subtraction of signed- 7 magnitude data with the help of a neat block diagram.
- Q.5 i. How does cache inconsistency occur in caches due to process migration 4 and I/O?
  - ii. Consider the design of a three-level memory hierarchy with the 6 following specifications for memory characteristics-

Memory	Access time	Capacity	Cost/Kbyte
Level			
Cache	t1=25 ns	s1=512 Kbyte	c1=\$1.25
Main	t2=903 ns	s2=32 Mbyte	c2=\$0.2
Memory			
Disk array	t3=4 ns	s3=39.8 Gbytes	c3=\$0.0002

Hit ratio of cache memory is h1=0.98 and a hit ratio of main memory is h2=0.9.

- (a) Calculate the effective access time.
- (b) Calculate the total memory cost.
- OR iii. What is DMA controller? Explain with the help of block diagram.
- Q.6 Attempt any two:
  - . Compare the characteristics of CISC and RISC Architecture. 5
  - ii. Explain Flynn's classification of computer architecture.
  - iii. Write a short note on arithmetic pipelining.

\*\*\*\*\*

[4]

## **Marking Scheme**

## Computer System Architecture (T) CS3CO34 (T)- BC3CO54

**(T)** 

Q.1	i)	(c) Logical micro operation				
	ii)	(c) access time				
	iii)	(b) 0.9				
	iv)	(a) The address of next instruction to be run				
	v)	(b) $(10100)_2$				
	vi)	(c) index				
	vii)	(b) Main memory				
	viii)	(b) non-maskable, highest				
	ix)	(b) variable format instructions				
	x)	(c) includes many processing units under common control unit	the supervision of a			
Q.2	i.	List the functional unit of a computer System	m (As per explanation)			
	ii.	3 Marks to all.				
	iii.	A hierarchical bus systemas I/O buses.	(As per explanation)			
OR	iv.	The L bat is Micro	2 Marks			
		List	3 Marks			
Q.3	i.	In this mode, the dataregister A.	(As per explanation)			
	ii.	8 Marks for attempting				
OR	iii.	Define instruction cycle.	3 Marks			
		Instructionflowchart.	5 Marks			
Q.4	i.	overflow means exponent field.	(As per explanations)			
	ii.	Booth'sregisters.	(As per explanations)			
OR	iii.	AdditionNumbers	3 Marks			
		Diagram of Hardware Implemention	4 Marks			
Q.5	i.	n a example, the cache of data.	(As per explanations)			
`	ii.	The effective memory access time	3 Marks			
		Memory cost is calculated by:	3 Marks			

OR	iii.	Explain Diagram	4 Marks 2 Marks
Q.6	i. ii. iii.	(As per explanation) (As per explanation) Flow chart diagram Explain	2 Marks 3 Marks

\*\*\*\*\*

P.T.O.