Total No. of Questions: 6	Total	No.	of	Questions:	6
---------------------------	-------	-----	----	------------	---

#### Total No. of Printed Pages:2

### Enrollment No.....



## Faculty of Engineering End Sem Examination May-2023

## IT3CO32 Microprocessor & Microcontroller

Programme: B.Tech. Branch/Specialisation: IT

Maximum Marks: 60 **Duration: 3 Hrs.** 

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of
Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data it
necessary. Notations and symbols have their usual meaning.

		(2s) should be written in full instead of Notations and symbols have their use	_	ıta
Q.1	i.	Which of the following are the comp	ponents of a microprocessor?	1
		(a) ALU	(b) Register array	
		(c) Control unit	(d) All of these	
	ii.	Which of the following sequence that	at a microprocessor follows?	1
		(a) Fetch, decode, execute	(b) Fetch, execute, decode	
		(c) Decode, fetch, execute	(d) Execute, decode, fetch	
	iii.	Which is used to store critical piece	ce of data during subroutines and	1
		interrupts-		
		(a) Stack (b) Queue	(c) Accumulator (d) Data register	
	iv.	The 1 MB byte of memory can be di	vided into	1
		(a) 64 Kbyte	(b) 33 Kbyte	
		(c) 34 Kbyte	(d) None of these	
	v.	In 8257 (DMA) each of the four cha	nnels has-	1
		(a) A pair of two 8-bit registers	(b) A pair of two 16-bit register	
		(c) One 16-bit register	(d) One 8-bit register	
	vi.	In 8251A, the pin that controls the	rate at which the character is to be	1
		transmitted is-		
		(a) TXC (active low)	(b) TXC (active high)	
		(c) TXD (active low)	(d) TXD (active high)	
	vii.	The internal RAM memory of the 80	)51 is-	1
		(a) 32 bytes (b) 64 bytes	(c) 128 bytes (d) 256 bytes	
	viii.	Which of the following instructio accumulator to register 6?	n will move the contents of the	1
		(a) MOV 6R, A	(b) MOV R6, A	
		(c) MOV A, 6R	(d) MOV A, R6	
			РТ	$\cap$

[2]

	ix.	Which processors include multi-clocks?		
		(a) Complex instruction set computer		
		(b) Reduced instruction set computer		
		(c) ISA		
		(d) ANNA		
	х.	ARM processors were basically designed for-	1	
		(a) Main frame system (b) Distributed system		
		(c) Mobile system (d) Super computers		
Q.2	i.	Explain the addressing modes of 8085 microprocessor.	2	
₹.2	ii.	Explain the de-multiplexing of address/data in 8085.	3	
	iii.	Explain in detail concept of memory I/O device interfacing.	5	
OR	iv.	How does the microprocessor differentiate between data and	5	
on	1	instruction? Also define instruction cycle.	٠	
Q.3	i.	Describe interrupt vector table of 8086 microprocessor.	2	
Q.5	ii.	Explain the architecture of 8086 microprocessor and also explain	8	
	11.	which factor helps the speed up operation of 8086 microprocessor.	U	
OR	iii.		8	
on	111.	microprocessor.	Ü	
0.4		Emplein the medical fibMA transfer	2	
Q.4	i.	Explain the modes of DMA transfer.	3	
	ii.	Discuss the organization and architecture of USART with a functional	7	
OD		block diagram.	7	
OR	iii.	List the difference between 8253 and 8254 also give the interfacing scheme of 8257 with 8086.	7	
		scheme of 6257 with 6060.		
Q.5	i.	Explain data transfer instruction set of 8051.	4	
	ii.	Explain the memory organization and interrupt of 8051.	6	
OR	iii.	With the help of block diagram explain the architecture, features and		
		addressing modes of 8051.		
Q.6		Attempt any two:		
•	i.	Write down the salient features of 80286, 80386, 80486 and Pentium	5	
		microprocessor.		
	ii.	Explain the concept of RISC and CISC in detail.	5	
	iii.	Explain the ARM instruction set architecture with example.	5	
		_		

\*\*\*\*\*

[4]

## **Marking Scheme**

# IT3CO32 [T]- Microprocessor & Microcontroller

Q.1	i)	(d) All the above	1
	ii)	(a) fetch, decode, execute	1
	iii)	(a) Stack	1
	iv)	(b) 64 Kbyte	1
	v)	(b) a pair of two 16-bit register	1
	vi)	(a) TXC (active low)	1
	vii)	(c) 128 bytes	1
	viii)	(b) MOV R6, A	1
	ix)	(a) Complex instruction set computer	1
	x)	(c) Mobile system	1
Q.2	i.	Elaborate the addressing modes of 8085 microprocessor system.	2
	ii.	Draw the block diagram of Central processing unit suitable diagram?	3
	iii.	Explain the concept of memory I/O device interfacing?	5
OR	iv.	Write down the difference between data and instruction? 4 marks Also define instruction cycle.1 marks	5
Q.3	i.	Explain interrupt vector concept in 8086 microprocessors.	2
	ii.	Explain the architecture of 8086 microprocessor with operations.	8
		Diagram – 4 Marks	
		Operation - 4 Marks .	
OR	iii.	Define minimum mode configuration and flag register of 8086 microprocessor.	8
		minimum mode- 5 Marks	
		Flag register- 3 Marks	
Q.4	i.	Explain the modes of DMA transfer or controller.	3
	ii.	Explain architecture of USART with a functional block diagram.	7
		Architecure3 marks	
		Explanation- 4 marks	
OR	iii.	Write down the difference between 8053 and 8254 also give the interfacing scheme of 8257 with 8086.	7

[1]

# Differences 8053 & 8254 - 2 Marks 8257 interfacing schemes- 5 Marks

Q.5	1.	Enlist the data transfer instruction set with example of 8051.	4	
	ii.	Explain the memory organization and interrupt of 8051.		
		8051 Memory organization - 3 Marks		
		Interrupt 8051 - 3 Marks		
OR	iii.	Explain the architecture 2 Marks,	6	
		features 2 Marks.		
		and addressing modes of 8051. 2 Marks		
Q.6				
	i.	Write down the salient features of 80286, 80386, 80486 and	5	
		Pentium microprocessor.		
	ii.	Define RISC and CISC in detail. 2.5 Marks Each	5	
	iii.	Explain the ARM instruction set architecture 3 Marks.	5	
		with example. 2 Marks		

\*\*\*\*\*