

Faculty of Engineering

Mid Sem I Examination March - 2023 CS3CO35 Microprocessor & Interfacing

Programme: B.Tech. Duration: 1.5 Hrs.

Branch/Specialisation: CSE

Maximum Marks: 30

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q. (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary Notations and symbols have their usual meaning.

Q.1	i. What is maximum address capacity of	Marks 1	BL BL02	CO	PO PO3, PO11	PSO
	a. 64KB b. 1 MB c. 4 KB d. 32KB ii, There are general purpose registers in 8085 processor	1	BL01	COI	PO3,	1
	a. 5 b. 6 c. 7 d. 8 iii. Which of the following interrupt is non-vectored in 8085?	1	BL02	COI	PO3. PO11	
	a. RST 7.5 b. RST 6.5 c. TRAP d. INTR iv. What is stored in the H & L general- purpose register? a. Opcode	1	BL01	CO2	PO3, PO5, PO11	
	b. Address of memory c. Address of next instruction d. Temporary data v. Which of the following is a 2-byte instruction? a. LDA 2500H b.MOV A, B c. IN 01H d. JMP 2085H	1	BL02	CO2	PO3. PO5. PO11	

1

vi. Which addressing mode execute its instructions within CPU without the necessity of reference memory for		BL02	CO2	PO3, PO5, PO11
operands? a. Implied Mode b. Immediate Mode c. Direct Mode d. Register Mode d. What do you mean by interrupt? ii. Explain features of DMA operation.	2 2	2	COI	PO3 PO3. PO11
iii. What is demultiplexing of Address/ Data lines in 8085 Microprocessor, why it is	3		COL	PO3. PO11
needed. iv. Draw and explain architecture of 8085	5	1	1	PO3, PO11
Microprocessor. OR v. Explain these PINs of 8085	5	BL		PO3. PO11
Microprocessor: READY, ALE, TRAP, HOLD, REST Q.3 i. What is instruction set? explain.	2	BL02		13.
ii. What is subroutine? explain with example.	4	BLO	CC	
iii. Explain addressing modes of 8095 microprocessor with examples.	6	BL0	2 ('0'	2
OR iv. Explain these instructions with example: ADD, LXI, MOV, PUSH, XCHG, INX				7 +
