Total No. of Questions: 6

Total No. of Printed Pages:3

Enrollment	No
-------------------	----



Faculty of Engineering End Sem (Odd) Examination Dec-2018 CS3CO22 Computer System Architecture

Programme: B.Tech. Branch/Specialisation: CSE

Duration: 3 Hrs. Maximum Marks: 60

No (N

Q.1	i.	CPU has built-in abil	ity to execute a	particular set	of machine	1	
		instructions, called as	·				
		(a) Instruction Set		(b) Registers			
		(c) Sequence Set		(d) User instr	uctions		
	ii.	The ALU gives the o	utput of the op	erations and th	e output is stored in the	1	
		(a) Memory Devices	(b) Registers	(c) Flags	(d) Output Unit		
	iii.	convert		s written in a	ssembly language into	1	
		(a) Compiler	(b) Interpreter	(c) Assemble	r (d) Converter		
	iv.	What does the symbo	• •			1	
		(a) Direct datatype	-	(b) Indirect da	atatype		
		(c) Immediate datatyr	be	(d) Indexed d	atatype		
	v.	The sign magnitude representation of -9 is					
		(a) 00001001	(b) 11111001	(c) 10001001	(d) 11001		
	vi.	One extra bit is adde	ed on the left of	of a binary nur	nber, in case of Binary	1	
		Multiplication using l	Booth's Algori	thm.			
		(a) True	(b) False	(c) May be	(d) May not be		
	vii.	Which of the following	ng is true for a	memory hierar	chy?	1	
		(a) It tries to bridge the processor memory speed gap.					
		(b) The speed of the speed.	memory level	closest to the pr	rocessor has the highest		
		(c) It is based on the	principle of lo	cality of referen	nce.		
		(d) All of these	_	-			
					P.T	O.	

	viii.	. In a virtual memory system, the address space specified by the address				
		lines of the CPU must be than the physical memory size,				
		and then the secondary storage size.				
		(a) Smaller , smaller (b) Smaller , larger				
		(c) Larger, smaller (d) Larger, larger				
	ix.	Von Neumann architecture is	1			
		(a) SISD (b) SIMD (c) MIMD (d) MISD				
	х.	Which is used to speed-up the processing:	1			
		(a) Pipeline (b) Vector processing				
		(c) Both (a) & (b) (d) None of these				
Q.2	i.	Draw Von-Neumann model of computer system and name its subsystems.	2			
	ii.	Define and explain following terms:	3			
		(a) Registers				
		(b) Control Word				
		(c) ALU				
	iii.	Explain different micro-operations with examples.	5			
OR	iv.	Explain various shift micro-operations with an example.	5			
Q.3	i.	Define:	4			
		(a) Bus structure				
		(b) Timing and control signals				
		(c) Interrupt				
		(d) Accumulator				
	ii.	(a) What are the different fields of an instruction? Explain various	6			
		instruction formats. (b) Explain instruction explanate the help of flowebox.				
ΟD	:::	(b) Explain instruction cycle with the help of flowchart.	•			
OR	111.	What do you mean by addressing modes of computer instructions? If an	0			
		address field in an instruction contains decimal value 14, where is the				
		corresponding operand located for following addressing modes?				
		(a) Immediate addressing				
		(b) Direct addressing				
		(c) Indirect addressing				
		(d) Register addressing				
		(e) Register indirect addressing				

Q.4	i.	(a) Explain 2's complement method of subtraction of binary numbers.	4
		(b) How many bits are required to represent the following decimal	
		numbers as unsigned binary integers?	
		(I) 12 (II) 147 (III) 384 (IV) 1497	
	ii.	Draw flowchart to explain division algorithm for signed magnitude data.	6
		What is divide overflow condition?	
OR	iii.	Explain Booth's algorithm for multiplication of two fixed point numbers.	6
		Take two numbers of your choice for explaining the multiplication	
		process.	
2.5	•	Differentiate between any law and a second and determine	2
Q.5	1.	Differentiate between synchronous and asynchronous data transfer.	2
	ii.	What is DMA Controller? How it transfer data in a computer system?	3
	iii.	Explain. Explain the need of cache memory. What is associative mapping	5
	111.	technique in cache organization?	J
)R	iv.	What is virtual memory? Explain concept of paging with the help of	5
	17.	memory mapping table in a paged system.	
		and the state of t	
Q.6	i.	Write in detail:	4
		(a) Advantages of parallel processing	
		(b) Inter processor communication	
	ii.	Compare:	6
		(a) Array processor and vector processor	
		(b) RISC processor and CISC processor	
OR	iii.	Explain the following:	6
		(a) Flynn's classification	
		(b) Pipelining	

Marking Scheme CS3CO22 Computer System Architecture

Q.1 i. CPU has built-in ability to execute a particular set of machine instructions, called as		ine	1	
		(a) Instruction Set		
	ii.	The ALU gives the output of the operations and the output	t is stored in the	1
		(b) Registers		
	iii.	converts the programs written in assembly machine instructions.	language into	1
		(c) Assembler		
	•		A #50U2	1
	iv.	What does the symbol '#' represent in the instruction MOV (c) Immediate datatype	Α, #30Π?	1
	v.	The sign magnitude representation of -9 is (c) 10001001		1
	vi.	One extra bit is added on the left of a binary number, in	case of Binary	1
	, 1.	Multiplication using Booth's Algorithm.	case of Binary	_
		(a) True		
	vii.	Which of the following is true for a memory hierarchy?		1
	,,	(d) All of these		
	viii.	In a virtual memory system, the address space specified by t	the address lines	1
		of the CPU must be than the physical me	emory size, and	
		then the secondary storage size.		
		(c) Larger, smaller		
	ix.	Von Neumann architecture is		1
		(a) SISD		
	х.	Which is used to speed-up the processing:		1
		(c) Both (a) & (b)		
Q.2	i.	Diagram of VonNeumann model	1 mark	2
		Name of its subsystems	1 mark	
	ii.	Define and explain following terms:		3
		(a) Registers	1 mark	
		(b) Control Word	1 mark	
		(c) ALU	1 mark	_
	iii.	Explain different microoperations with examples.	1 morts	5
		Definition and types Examples of each categories with description	1 mark 4 marks	
		Dampies of each enegoties with description	i ilialiks	

OR	iv.	Name (Any Four) Example 1 mark for each (1 mark * 4)	1 mark 4 marks	5
Q.3	i. ii.	Define: (a) Bus structure (b) Timing and control signals (c) Interrupt (d) Accumulator (a) What are the different fields of an instruction? Explain instruction formats.	1 mark 1 mark 1 mark 1 mark various 3 marks	6
OR	iii.	(b) Explain instruction cycle with the help of flowchart. What do you mean by addressing modes of computer ins address field in an instruction contains decimal value 14 corresponding operand located for following addressing modes immediate addressing?	4, where is the	6
		 (b) direct addressing? (c) indirect addressing? (d) register addressing? (e) register indirect addressing? Definition of addressing modes Each option (1 mark * 5) 	1 mark 5 marks	
Q.4	i.	Explain 2's complement method of subtraction of binary no 2's complement representation Subtraction example How many bits are required to represent the following deciunsigned binary integers? 0.5 marks for each (a) 12 - 4 bits (b) 147 - 8 bits (c) 384 - 9 bits (d) 1497 - 11 bits	1 mark 1 mark	4
	ii.	Draw flowchart to explain division algorithm for signed a What is divide overflow condition? Flowchart Explanation Divide overflow	magnitude data. 3 marks 2 marks 1 mark	6
OR	iii.	Booth's algorithm and Flowchart Example	4 marks 2 marks	6
Q.5	i.	Differentiate between synchronous and asynchronous data Differences (at least 3)	transfer. 2 marks	2

ii	i. What is DMA Controller? How it transfe Explain.	er data in a computer system?	3
	Definition and explanation	1 mark	
	Working	2 marks	
ii	ii. Explain the need of cache memory. What is in cache organization?	s associative mapping technique	5
	Need of cache memory	2 marks	
	Associative mapping	3 marks	
OR i	v. What is virtual memory? Explain concermemory mapping table in a paged system.	pt of paging with the help of	5
	Definition	1 mark	
	Paging concept	2 marks	
	Diagram	2 marks	
Q.6 i.	. Write in detail:		4
	(a) Advantages of parallel processing	2 marks	
	(b) Inter processor communication	2 marks	
ii	i. Compare:		6
	(a) Array processor and vector processor	3 marks	
	(b) RISC processor and CISC processor	3 marks	
OR ii	ii. Explain the following:		6
	(a) Flynn's classification	3 marks	
	(b) Pipelining	3 marks	
