

Total No. of Questions: 6

Total No. of Printed Pages: 2

Enrollment No.....



Faculty of Engineering  
End Sem Examination May-2024  
EC3EL08 / EI3EL08

Computer Organization & Architecture

Programme: B.Tech.

Branch/Specialisation: EC/EI

Duration: 3 Hrs.

Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

- Q.1 i. MFC stands for \_\_\_\_\_. **1**  
(a) Memory Format Caches (b) Memory Function Complete  
(c) Memory Find Command (d) Mass Format Command
- ii. In multiple bus organisation, the registers are collectively placed and referred as: **1**  
(a) Set registers (b) Register file  
(c) Register Block (d) Map registers
- iii. In IEEE double precision floating point format, the size of the mantissa part is: **1**  
(a) 32 bit (b) 64 bit (c) 72 bit (d) 52 bit
- iv. In order to implement complex instructions, CISC architectures use: **1**  
(a) Macro-programming (b) Hardwired logic  
(c) Micro-programming (d) None of these
- v. An instruction pipeline can be implemented by means of: **1**  
(a) LIFO buffer (b) FIFO buffer  
(c) Stack (d) None of these
- vi. The contention for the usage of a hardware device is called: **1**  
(a) Structural hazard (b) Stall  
(c) Deadlock (d) None of these
- vii. Which of the following architecture is/are not suitable for realizing SIMD model? **1**  
(a) Vector processor (b) Array processor  
(c) Von Neumann (d) All of these

[2]

- viii. The throughput of a superscalar processor is: **1**  
(a) Less than 1 (b) 1 (c) More than 1 (d) Not known
- ix. The slowest data access is provided using: **1**  
(a) Caches (b) DRAM's (c) SRAM's (d) CPU Registers
- x. The method of mapping the consecutive main memory blocks to consecutive cache blocks is called \_\_\_\_\_. **1**  
(a) Associative (b) Set associative  
(c) Direct (d) Indirect
- Q.2 i. What is Von-Neumann Architecture? **2**  
ii. Explain three factors that influence computer performance using its basic performance equation. **3**  
iii. Compare and contrast between the first and second generation of electronic computers. **5**
- OR iv. Explain the micro programmed CPU control unit with its block diagram. **5**
- Q.3 i. Convert the decimal number (-85.25) into IEEE 754 single precision floating point format. **3**  
ii. What do you mean by a floating point number? Compare RISC & CISC architecture with their five characteristics. **7**
- OR iii. What is an addressing mode? Explain any five types of addressing modes with example of each. **7**
- Q.4 i. How does an instruction pipeline improves the speed of execution of a program? **3**  
ii. What do you mean by pipeline hazards? Explain instruction hazard with a relevant diagram. **7**
- OR iii. Describe the operation of four stage instruction pipelining with diagram. **7**
- Q.5 i. Differentiate between a process and thread. **3**  
ii. What do you mean by an array processor? Explain its operation with a diagram. **7**
- OR iii. What is Flynn's taxonomy for parallel processing? Explain any two type of its computer structures with diagram. **7**
- Q.6 Explain any two with the help of relevant diagram:  
i. Computer memory hierarchy **5**  
ii. Cache memories **5**  
iii. Shared memory systems **5**

\*\*\*\*\*

P.T.O.

## Marking Scheme

### EC3EL08 / EI3EL08 Computer Organization and Architecture

Q.1	i.	MFC stands for _____.	1
	ii.	b) Memory Function Complete	
	iii.	In multiple bus organisation, the registers are collectively placed and referred as:	1
	iv.	b) Register file	
	v.	In IEEE double precision floating point format, the size of the mantissa part is:	1
	vi.	d) 52 bit	
	vii.	In order to implement complex instructions, CISC architectures use:	1
	viii.	c) Micro-programming	
	ix.	An instruction pipeline can be implemented by means of:	1
	x.	b) FIFO buffer	
Q.2	i.	The contention for the usage of a hardware device is called:	1
	ii.	a) Structural hazard	
	iii.	The throughput of a superscalar processor is:	1
	iv.	c) More than 1	
	v.	Which of the following architecture is/are not suitable for realizing SIMD model?	1
	vi.	c) Von Neumann	
	vii.	The slowest data access is provided using:	1
	viii.	b) DRAM's	
	ix.	The method of mapping the consecutive main memory blocks to consecutive cache blocks is called :	1
	x.	c) Direct	
Q.3	i.	What is Von-Neumann Architecture?	2
	ii.	Explanation – 2 Marks	
	iii.	For best performance, the following factors must be considered:	3
	iv.	1. Compiler	
	v.	2. Instruction set	
	vi.	3. Hardware design, etc.	(1x3 Marks)
	vii.	Basic performance equation	
	viii.	$T = (N \times S) / R$	
	ix.	Comparison: First and Second generation based on: Vacuum tubes, Transistors	5
	x.	1x5 Marks	
Q.4	i.	Explain the Micro programmed CPU control unit with its block diagram.	5
	ii.	Block diagram - 2 Marks, Description – 3 Marks	
	iii.		
	iv.		
	v.		
	vi.		
	vii.		
	viii.		
	ix.		
	x.		

Q.3	i.	Convert the decimal number (-85.25) into IEEE 754 single precision floating point format.	3
	ii.	Mantissa = 01010101	1 Mark
	iii.	E' = 10000101	1 Mark
	iv.	Ans. 1 10000101 010101010000000000000000	1 Mark
	v.	Floating point number description – 2 Marks	7
	vi.	Comparison b/w RISC & CISC architecture – 5 Marks	
	vii.	Definition of addressing mode	2 Marks
	viii.	Five types of addressing modes with example	1x5 Marks
	ix.		
	x.		
Q.4	i.	How does an instruction pipeline improves the speed of execution of a program?	3
	ii.	Justify reason – 3 Marks	
	iii.	Pipeline hazards - 2 Marks	7
	iv.	Diagram - 2 Marks	
	v.	Instruction hazards description with example – 3 Marks	
	vi.	Four stage instruction pipelining	7
	vii.	Block diagram – 2 Marks	
	viii.	Explanation – 5 Marks	
	ix.		
	x.		
Q.5	i.	Difference between process and thread – 3 Marks	3
	ii.	Array processor description– 2 Marks	7
	iii.	Diagram – 2 Marks, Operation – 3 Marks	
	iv.	Flynn's taxonomy – 2 Marks	7
	v.	Computer structures – 2.5x2	
	vi.		
	vii.		
	viii.		
	ix.		
	x.		
Q.6	i.	Explain any <b>two</b> with the help of relevant diagram:	
	ii.	Diagram – 2 Marks, Description – 3 Marks	
	iii.	Computer Memory hierarchy	5
	iv.	Cache memories	5
	v.	Shared Memory Systems	5
	vi.		
	vii.		
	viii.		
	ix.		
	x.		

\*\*\*\*\*