

Total No. of Questions: 6

Total No. of Printed Pages: 3

Enrollment No.....



Knowledge is Power

Faculty of Engineering
End Sem Examination Dec 2024
EC3EV07 VLSI Technology

Programme: B.Tech.

Branch/Specialisation: EC

Maximum Marks: 60

Duration: 3 Hrs.

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

	Marks	BL	CO	PO	PSO
Q.1 i. What is the primary purpose of a cleanroom in VLSI technology?	1	1	1	1, 2	1
(a) To keep the temperature low					
(b) To minimize particulate contamination					
(c) To reduce energy consumption					
(d) To improve airflow					
ii. Which crystalline orientation is most commonly used in VLSI wafer fabrication?	1	1	1	1, 2	1
(a) (100)		(b) (110)			
(c) (111)		(d) (101)			
iii. Which factor primarily affects the growth rate of silicon dioxide in thermal oxidation?	1	2	2	1, 2	1
(a) Ambient pressure					
(b) Crystal orientation					
(c) Oxidizing species and temperature					
(d) Wafer thickness					
iv. In solid-state diffusion, which parameter has the greatest effect on the impurity profile?	1	2	2	1, 2	1
(a) Temperature		(b) Humidity			
(c) Pressure		(d) Chamber material			
v. Chemical Vapor Deposition (CVD) is commonly used to deposit:	1	1	3	1, 2	1
(a) Aluminum		(b) Polysilicon			
(c) Gold		(d) Glass			

[2]

- vi. In mask generation, the mask typically represents:
- The device layout pattern
 - The electrical properties of a device
 - The chemical composition of a device
 - The mechanical strength of a device
- Marking: **1** 1 3 1, 2 1
- vii. Which metallization technique uses a high-energy beam to deposit material on a wafer?
- CVD
 - Sputtering
 - Evaporation
 - Annealing
- Marking: **1** 1 4 1, 2 1
- viii. The masking sequence is critical for:
- Defining the layer patterns for MOS and bipolar devices
 - Cleaning the wafer surfaces
 - Adjusting the deposition temperature
 - Determining crystal orientation
- Marking: **1** 1 4 1, 2 1
- ix. CMOS design rules primarily aim to:
- Define etching requirements
 - Control oxide growth
 - Standardize layout dimensions for reliable fabrication
 - Control thermal expansion
- Marking: **1** 1 5 1, 2 1
- x. Which design rule is essential to avoid unwanted overlap in CMOS circuits?
- Poly-silicon overlap
 - Active-to-active separation
 - Metal-to-metal spacing
 - Gate-to-gate distance
- Marking: **1** 2 5 1, 2 1
- Q.2**
- Define single crystal material.
 - Explain the importance of cleanroom environments in VLSI fabrication.
 - Explain the wafer cleaning process and describe common wet chemical etching techniques used in VLSI manufacturing.
- Marking: **2** 1 1 1, 2 1
- OR**
- Describe the Czochralski (CZ) method for silicon crystal growth with neat diagram and
- Marking: **3** 2 1 1, 2 1
- Marking: **5** 2 1 1, 2 1

[3]

- explain its significance in VLSI wafer production.
- Q.3**
- Define wet & dry oxidation with example.
 - Describe Fick's Diffusion Model in brief.
- Marking: **3** 2 2 1, 2 1
- 7** 2 2 1, 2 1
- OR**
- Explain the process of ion implantation with neat diagram and its advantages over diffusion for impurity incorporation.
- Marking: **7** 2 2 1, 2 1
- Q.4**
- What is epitaxial growth?
 - Describe the process of mask generation and its role in photolithography for VLSI fabrication.
- Marking: **2** 1 3 1, 2 1
- 8** 2 3 1, 2 1
- OR**
- Elaborate the Chemical Vapour Deposition (CVD) technique for the deposition of polysilicon, silicon dioxide & silicon nitride.
- Marking: **8** 2 3 1, 2 1
- Q.5**
- What is multilevel metallization? Why is it essential in modern VLSI circuits?
 - Describe the evaporation and sputtering techniques used in metallization and their significance in VLSI technology.
- Marking: **4** 2 4 1, 2 1
- 6** 2 4 1, 2 1
- OR**
- Explain the masking sequence and process flow for fabricating MOS devices.
- Marking: **6** 2 4 1, 2 1
- Q.6**
- Attempt any two:
- Explain the importance of layout design rules in VLSI and describe common rules for the silicon gate NMOS process.
 - Provide a simple layout example and explain how design rules are applied in the layout process.
 - Discuss how layout design rules affect the scalability and performance of VLSI circuits.
- Marking: **5** 2 5 1, 2 1
- 5** 3 5 1, 2 1
- 5** 3 5 1, 2 1

Marking Scheme				
EC3EV07 (T) VLSI Technology (T)				
Q.1	i) B) To minimize particulate contamination ii) A) (100) iii) C) Oxidizing species and temperature iv) A) Temperature v) B) Polysilicon vi) A) The device layout pattern vii) B) Sputtering viii) A) Defining the layer patterns for MOS and bipolar devices ix) C) Standardize layout dimensions for reliable fabrication x) C) Metal-to-metal spacing	1 1 1 1 1 1 1 1 1 1 1	Q.4 i. Definition ii. Process & significance OR iii. CVD for 3 materials Q.5 i. Definition & importance ii. Description of both & significance OR iii. Explanation & flow Q.6 i. importance of layout design rules ii. example and explain iii. affect the scalability and performance *****	2 6,2 3,2,5,2,5 2,2 5,1 4,2 5 3,2 2,5,2,5
Q.2	i. definition ii. At least 3 points about importance iii. Explain & wet etching OR iv. Describe the Czochralski (CZ) method, diagram, significance	2 3 2,5,2,5 2,2,1		
Q.3	i. Definition with example ii. define Model with equations OR iii. process with neat diagram & advantage	1,5,1,5 3,4 3,2,2		