Total No. of Questions: 6

Total No. of Printed Pages:3

#### Enrollment No.....



## Faculty of Engineering End Sem (Even) Examination May-2022 EE3CO08 / EX3CO08

### Microprocessors & Microcontrollers

Programme: B.Tech. Branch/Specialisation: EE/EX

**Duration: 3 Hrs. Maximum Marks: 60** 

No Q.

	-			rnal choices, if a ead of only a, b,	any, are indicated. Answer	rs c
2.1	i.	The memory	capacity of 80	)85 microprocess	sor is:	1
		(a) 64 KB	(b) 1 MB	(c) 16 MB	(d) 640 B	
	ii.	In 8085, which interrupt has the highest priority?				1
		(a) INTR	(b) TRAP	(c) RST 6.5	(d) RST 7.5	
	iii.	The length of IP register in 8086 µP is:			1	
		(a) 4 bit	(b) 8 bit	(c) 16 bit	(d) 32 bit	
	iv.	The BIU pref	etches the inst	truction from me	emory and store them in:	1
		(a) Register	(b) Queue	(c) Memory	(d) Stack	
	v.	In 8255A, the	ere are	I/O lines.		1
		(a) 12	(b) 24	(c) 20	(d) 10	
	vi.	The	IC is useful for	r the generation o	of accurate time delay:	1
		(a) 8255	(b) 8253	(c) 8257	(d) 8259	
	vii.	The 8051 µC	has	_ 16-bit counter/t	timers:	1
		(a) 1	(b) 2	` /	(d) 4	
viii.		The bit-addressable memory locations in 8051 µC are:				1
		(a) 10H - 1FH		(b) 20H - 2FH		
		(c) 30H - 3FH		(d) None of the	nese	
	ix.	ARM stands				1
		` /	Rate Machin			
		(b) Advanced RISC Machines				
		(c) Artificial Running Machines				
		(d) Aviary Ru	ınning Machii	nes		

P.T.O.

Q.6

	х.	Which architecture provides separate buses for program and data memory?				
		(a) Harvard architecture (b) Von Neumann architecture				
		(c) Both (a) and (b) (d) None of these				
Q.2	i.	Explain how address de-multiplexing is carried out in 8085 µP?	2			
	ii.	Differentiate between I/O mapped I/O and Memory mapped I/O interfacing techniques.				
	iii.	Explain the addressing modes of 8085 µP with example of each one. 5				
OR	iv.	Draw and explain the memory read cycle timing diagram of $8085$ 5 $\mu P$ .				
Q.3	i.	Explain how the physical address is generated in 8086 µP?	2			
	ii.	Differentiate between hardware & software interrupts of 8086 µP 8				
		and explain the functions of the following pins:				
		(a) NMI (b) HOLD (c) READY (d) ALE				
		(e) TEST				
OR	iii.	Classify all the group of instructions of 8086 $\mu P$ and explain them with example of each group.	8			
Q.4	i.	Describe the transmitter block of 8251 programmable communication interface IC.	3			
	ii.	Explain the DMA operations with a suitable diagram. Why is DMA	7			
0.5		controlled data transfers faster?	_			
OR	iii.	Explain the operation of 8253 timer IC with its functional block diagram.	7			
Q.5	i.	Distinguish between the terms: microprocessor and microcontroller.	3			
	ii.	Draw the schematic block diagram of 8051 microcontroller and explain the operation of each block.	7			
OR	iii.	Describe the Timer operation of 8051 microcontroller and explain	7			
		the following instructions with example:				
		(a) CJNE (b) SJMP (c) RETI (d) DJNZ (e) SETB				

	Attempt any two:	
i.	Distinguish between Von Neumann and Harvard Architecture with	5
	diagram.	
ii.	Describe the salient features of a Pentium processor.	5
iii.	Explain the register organization of ARM processor.	5

\*\*\*\*\*

# **Marking Scheme**

## EE3CO08 / EX3CO08 Microprocessors & Microcontrollers

Q.1	i.	The memory capacity of 8085 microprocessor is: (a) 64 KB				
	ii.	In 8085, which interrupt has the highest priority? (b) TRAP				
	iii.	The length of IP register in 8086 µP is: (c) 16 bit				
	iv.	The BIU prefetches the instruction from memory and store them in: (b) Queue				
	v.	In 8255A, there are I/O lines. (b) 24	1			
	vi.	The IC is useful for the generation of accurate time delay: (b) 8253	1			
	vii.	The 8051 µC has 16-bit counter/timers: (b) 2	1			
	viii.	The bit-addressable memory locations in 8051 µC are: 1 (b) 20H - 2FH				
	ix.	ARM stands for: (b) Advanced RISC Machines	1			
	х.	Which architecture provides separate buses for program and data memory?  (a) Harvard architecture				
Q.2	i. ii.	Address de-multiplexing is carried out in 8085 µP?  Difference b/w I/O mapped I/O and Memory mapped I/O	2			
		interfacing techniques 1 mark for each (1 mark * 3)				
	iii.	Addressing modes of 8085 µP with example of each one 1 mark for each (1 mark * 5)	5			
OR	iv.	Memory read cycle timing diagram of 8085 µP  Diagram 3 marks  Explanation 2 marks	5			
Q.3	i. ii.	Physical address is generated in 8086 $\mu P$ Difference b/w hardware & software interrupts of 8086 $\mu P$	2 8			

			3 marks	
		(a) NMI (b) HOLD (c) READY	(d) ALE	
		(e) TEST		
		1 mark for each (1 mark * 5)	5 marks	
OR	iii.	Classify all the group of instructions of 8086	6 <b>µ</b> P	8
		Each instruction 1 mark	(1 mark * 8)	
0.4	i.	Transmitter block of 9251 programmable	aammuniaatian intarfaaa	3
Q.4	1.	Transmitter block of 8251 programmable of IC.	communication interface	3
	ii.	DMA operations		7
		Diagram	3 marks	
		Reason	2 marks	
		Explanation	2 marks	
OR	iii.	Operation of 8253 timer IC	3 marks	7
		Functional block diagram	4 marks	
0.5		Migranus assess and migra controller		3
Q.5	i.	Microprocessor and microcontroller  1 mark for each	(1 mort * 2)	3
	ii.	8051 microcontroller	(1 mark * 3)	7
	11.		3 marks	,
		Schematic block diagram  Operation of each block	4 marks	
OR	iii.	Timer operation of 8051 microcontroller	2 marks	7
OK	111.	1 mark for each instruction with example	2 marks	,
		(1 mark * 5)	5 marks	
		(1 mark - 3)	Jillarks	
Q.6		Attempt any two:		
	i.	Difference b/w Von Neumann and Harvard	Architecture	5
			3 marks	
		Diagram	2 marks	
	ii.	Salient features of a Pentium processor		5
		1 mark of each	(1 mark * 5)	
	iii.	Register organization of ARM processor		5
		Explanation	2 marks	
		Diagram	3 marks	

\*\*\*\*\*