Total No. of Questions: 6

Total No. of Printed Pages:3

Enrollment No.....



Faculty of Engineering End Sem (Odd) Examination Dec-2019

EC3EV01 / EI3EV01 Design for Testability

Programme: B.Tech. Branch/Specialisation: EC/EI

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1 i. Design for testability is considered in production for chips because
 - (a) Manufactured chips are faulty and are required to be tested
 - (b) The design of chips are required to be tested
 - (c) Many chips are required to be tested within short interval of time which yields timely delivery for the customers.
 - (d) All of these
 - ii. Which fault causes output floating?
 - (a) Stuck-open (b) Stuck-at
 - (c) Stuck-on (d) IDDQ
 - iii. Large number of input vectors are used to set a particular node (1) or 1 (0), to propagate an error at the node to output makes the circuit low on:
 - (a) Testability (b) Observability
 - (c) Controllability (d) All of these
 - iv. Divide and Conquer approach to large and complex circuits for 1 testing is found in:
 - (a) Simplified automatic test pattern generation technique
 - (b) Partition and Mux Technique
 - (c) Scan based technique
 - (d) All of these
 - v. The circuits with poor observability are:
 - (a) ROM
 - (b) PLA
 - (c) Sequential circuits with long feedback loops
 - (d) All of these

P.T.O.

1

1

1

[2]

	vi.	Test patterns produced by have both high and least toggle rates	1		
		(a) Random pattern generator (b) Counters			
		(c) LFSR (d) CA			
	vii.	In level sensitive aspect, when an input change occurs, the response in	1		
		(a) Dependent of components			
		(b) Dependent on wiring delays			
		(c) Independent of wiring delays			
		(d) Independent of input combinations			
	viii.	Boundary scan test is used to test	1		
		(a) Pins (b) Multipliers			
		(c) Boards (d) Wires			
	ix.	The signature analysis method can be represented mathematically as	1		
		(a) $R(x) = P(x) * C(x)$ (b) $R(x) = P(x) / C(x)$			
		(c) $R(x) = C(x) / P(x)$ (d) $R(x) = C(x) * P(x)$			
	х.	Self-checking technique consists of	1		
		(a) Supplying coded input data			
		(b) Receiving coded output data			
	(c) Supplying all possible input sequence				
		(d) All of these			
0.2	:	Draw the VI SI design flow diagram	2		
Q.2	i. ii.	8 8	8		
	11.	classification. Explain each of them with the help of example.			
OR	iii.	Explain the concept of testing in VLSI circuit with the help of	Q		
OK	111.	suitable example.	O		
		1			
Q.3	i.	Explain forward trace and backward trace.	2		
	ii.	Explain the working principle of D algorithm for test generation with	8		
		the help of example.			
OR	iii.	Explain FAN algorithms and PODEM algorithms with suitable	8		
		example.			
0.4	:	Explain for etional fault madala	2		
Q.4	i. ::		2		
	ii.	Write an example which used to test sequential circuits for the iterative combinational circuits.	8		
		noralive combinational circuits.			

[2]

OR	iii.	What is automatic test pattern generator? Explain using stuck at fault in combinational circuits.	8
Q.5	i.	Explain boundary scan design.	4
	ii.	Describe full and partial scan designing for sequential circuits.	6
OR	iii.	Explain Ad-hoc testable design techniques.	6
Q.6	i.	What is Built in self test and how it is useful in VLSI system?	3
	ii.	Explain built-in logic block observer with suitable example.	7
OR	iii.	Write logic equation explaining the logic BIST random test pattern	7
		for testability factor.	

Marking Scheme EC3EV01 / EI3EV01 Design for Testability

Q.1	i.	Design for testability is considered in production for chips because (c) Many chips are required to be tested within short interval of time				
	ii.	which yields timely delivery for the customers. Which fault causes output floating?				
		(a) Stuck-open				
	iii.	Large number of input vectors are used to set a particular node (1) or				
		(0), to propagate an error at the node to output male	kes the circuit low			
		on:				
	•	(a) Testability	1 · · · · · · · · · · · · · · · · · · ·	1		
	iv.	Divide and Conquer approach to large and complex circuits for 1				
		testing is found in:				
	X 7	(b) Partition and Mux Technique The circuits with poor observability are:		1		
	V.	(c) Sequential circuits with long feedback loops		1		
	vi.		and loost toggle	1		
	VI.	Test patterns produced by have both high and least toggle 1 rates				
	vii.	(b) Counters In level sensitive aspect, when an input change occu	are the response in	1		
	V11.	(c) Independent of wiring delays	urs, the response in	1		
	viii.	Boundary scan test is used to test		1		
	V111.	(c) Boards		1		
	ix.	The signature analysis method can be represented n	anthamatically as	1		
	IX.	namemancany as	1			
	v	(b) $R(x) = P(x) / C(x)$ Self-checking technique consists of		1		
	х.	(a) Supplying coded input data		1		
		(a) Supplying coded input data				
Q.2	i.	VLSI design flow diagram.		2		
₹	ii.	Classification of fault are in VLSI system	4 marks	8		
		Example	4 marks	Ü		
OR	iii.	Concept of testing in VLSI circuit	6 marks	8		
	111.	Example	2 marks	Ü		
			_ man			
Q.3	i.	Forward trace	1 mark	2		
	•	Backward trace.	1 mark	-		

	ii.	Working principle of D algorithm for test generation		8
		Definition of Singular cover	2 marks	
		PDC	2 marks	
		PDCF	2 marks	
		Example	2 marks	
OR	iii.	FAN algorithms with example	4 marks	8
		PODEM algorithms with example	4 marks	
Q.4	i.	Functional fault models.		2
	ii.	Iterative combinational circuits	3 marks	8
		Example of procedure	5 marks	
OR	iii.	Definition of automatic test pattern generator	2 marks	8
		Explanation of combinational ATPG	6 marks	
Q.5	i.	Boundary scan design.		4
		Diagram	2 marks	
		Explanation	2 marks	
	ii.	Full scan designing for sequential circuits	3 marks	6
		Partial scan designing for sequential circuits	3 marks	
OR	iii.	Ad-hoc testable design techniques		6
		2 marks for each technique	(2 marks *3)	
Q.6	i.	Definition of Built in self test	2 marks	3
		Uses in VLSI system	1 mark	
	ii.	Built-in logic block observer architecture	4 marks	7
		Example	3 marks	
OR	iii.	Logic BIST random test pattern for testability fac	ctor	7
		Diagram	2 marks	
		Logic equation	2 marks	
		Explanation	3 marks	
