Total No. of Questions: 6

Total No. of Printed Pages:3

Enrollment No.....



Faculty of Science

End Sem (Odd) Examination Dec-2017 CA3C002 Digital Electronics

Programme: BCA Branch/Specialisation: Computer Application

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

Q.1	i.	The binary equivalent of $(436)_8$ is						
		(a) 100100110	(b) 100011110					
		(c) 10011110	(d) 10000110110					
	ii.							
		(a) $-(2^{n-1})$ to $+(2^{n+1})$ (c) $-(2^{n-1}-1)$ to $+(2^{n-1})$	(b) $-(2^{n-1}-1)$ to $+(2^{n-1}-1)$					
		(c) $-(2^{n-1}-1)$ to $+(2^{n-1})$	(d) $-(2^{n-1})$ to $+(2^{n-1}-1)$					
	iii.	The code used in k-map is						
		(a) BCD Code	(b) Gray Code					
		(c) Excess 3 Code	(d) None of these					
	iv.	Which of the following is universal gate:						
		(a) AND (b) OR	(c) NAND (d) NOT					
	v.	A multiplexer is also known	as	1				
		(a) Data divider	(b) Data distributer					
		(c) Data selector	(d) None of these					
	vi.	The T flip-flop is mainly des	signed for	1				
		(a) Counters (b) Registers	(c) Delay device (d) Latches					
	vii.	rii. The slowest shift register is						
		(a) Parallel in parallel out shift register						
		(b) Parallel in serial out shift register						
		(c) Serial in parallel out shift register						
		(d) Serial in serial out shift register						

P.T.O.

[2]

	viii.	The fastest logic family is			1			
		(a) TTL (b) CMOS	(c) ECL	(d) RTL				
	ix.	The slowest memory is			1			
		(a) RAM (b) ROM	(c) Cache	(d) Flash memory				
	х.	CD-ROM is a			1			
		(a) Semiconductor memory	(b) Memory	register				
		(c) Magnetic memory	(d) Optical I	Disk				
Q.2		Attempt any two:						
	i.	Perform following conversion	ons:		5			
		(a) $(10110111)_2$ to() ₁₀						
		(b) $(10010101)2$ to $()_8$						
		(c) $(1000)_{BCD}$ to excess three code						
		(d) $(675)_{10}$ to () _{BCD}						
		(e) $(10001100)_{BCD}$ to () ₁₀						
	ii.	Design a binary full adder and explain its working. 5						
	iii.	(a) Perform addition of following binary numbers: 2						
		101011010 + 10110						
		(b) Perform subtraction of	•	numbers using two's	3			
		complement representation	on: 4 - 5					
Q.3	i.	How can we design AND and OR gate with the help of NAND						
		gate? Explain with the help of	· ·		_			
	ii.	Minimize following Boolean		-	6			
		minimum numbers of two in	-	•				
0.5		F(A,B,C,D) = A'B'C'D'+A'		D+AB'C'D	_			
OR	iii.	(a) Write and prove De-morg		. D. 1	2			
		(b) Simplify the following Bo	oolean functio	on in Product of Sum	4			
		(POS) form:		D'C' - DCD - CD' - C'D'				
		F(A,B,C,D) = A'B'C + AF	3CD*+AB*+A	'B,C,+BCD+CD,+C,D,				
Q.4	i.	Design a 4×16 decoder using	g two 3×8 dec	oders.	3			
	ii.	Design a 16×1 multiplexer a	nd explain it's	s working	7			
OR	iii.	Make the diagram for J-K	flip flop and	write its characteristics	7			
		table. Explain master slave J	-K flip-flop al	lso in brief.				

[3]

Q.5	i.	Write various characteristics of TTL logic family			
	ii.	Design a 3 bit asynchronous down counter	6		
OR	iii.	Make the diagram for R - 2R Ladder D to A converter and explain it's working with the help of an example.	6		
Q.6		Attempt any two:			
	i.	Write comparison between SRAM and DRAM	5		
	ii.	What is cache? Why it is the fastest memory? Explain.	5		
	iii.	Write various types of ROM and explain them in brief.	5		

CA3C002 Digital Electronics

Marking Scheme

Q.1	i.	The binary equivalent of (436) ₈ is	b	Q.3	i.	2 marks for Designing and explaining AND gate,
Q.1 1.		(b) 100011110	Ü			2 marks for designing and explaining OR gate
	ii.	The range for 2's complement representation is:	d		ii.	2 marks for minimization of function,
		(d) $-(2^{n-1})$ to $+(2^{n-1}-1)$				1 mark for AND-OR implementation,
	iii.	The code used in k-map is	b			2 marks for NAND implementation,
		(b) Gray Code				1 mark for minimizing number of NAND gates.
	iv.	Which of the following is universal gate:	1	OR	iii.	(a) De-morgan theorem
		(a) AND (b) OR (c) NAND (d) NOT				(b) 2 marks for making k-map and filling it
	v.	A multiplexer is also known as	1			1 mark for grouping of squares
		(c) Data selector				1 mark for writing simplified expression.
	vi.	The T flip-flop is mainly designed for	1			
		(a) Counters		Q.4	i.	2 marks for diagram
	vii.	The slowest shift register is	1			1 mark for explanation
		(d) Serial in serial out shift register			ii.	3 marks for truth table
	viii.	The fastest logic family is	1			1 mark for expressions
		(c) ECL				2 marks for diagram
	ix.	The slowest memory is	1			1 mark for explanation.
		(d) Flash memory		OR	iii.	2 marks for table
X	х.	CD-ROM is a	1			2 marks for diagram
		(d) Optical Disk				3 marks for explanation about master slave JK flip-flop
Q.2		Attempt any two:		Q.5	i.	1 mark for each characteristics (1 mark $*$ 4 = 4 marks)
	i.	Perform following conversions:	5		ii.	1 mark for truth table
		(a) $(10110111)_2$ to() ₁₀				3 marks explanation regarding selection of appropriate flip-flop
		(b) $(10010101)2$ to () ₈				2 marks for diagram
		(c) $(1000)_{BCD}$ to excess three code		OR	iii.	2 marks for diagram
		(d) $(675)_{10}$ to () _{BCD}		011		2 marks for explanation
		(e) $(10001100)_{BCD}$ to () ₁₀				2 marks for example.
		1 mark for each part (1 mark $*5 = 5$ marks)				2 marks for example.
	ii.	Design a binary full adder and explain its working.	5	Q.6		Attempt any two:
		2 marks for truth table,		Q .0	i.	1 mark for each comparison (1 mark * 5 = 5 marks)
		2 marks for simplification of expression			ii.	2 marks for definition of cache
		1 mark for diagram			11.	3 marks for explanation about its fastest speed.
	iii.	(a) Perform addition of following binary numbers:	2		iii.	0.5 mark for ROM and 1.5 marks for each type.
		101011010 + 1011010 + 1011001			111.	******
		(b) 1 mark for two's complement representation	3			

1 mark for operation,1 mark for result interpretation

3

7

7

5