Total No. of Questions: 6

Total No. of Printed Pages:3

#### Enrollment No.....



# Faculty of Science

### End Sem (Odd) Examination Dec-2017 BC3CO10 Computer Organization

Programme: B.Sc.(CS) Branch/Specialisation: Computer Science

**Duration: 3 Hrs. Maximum Marks: 60** 

	-	uestions are compulsory. Inter- ) should be written in full inste	nal choices, if any, are indicated. Answerad of only a, b, c or d.	ers (		
Q.1	i.	Where does a computer add and compare data?				
		(a) Hard disk	(b) Floppy disk			
		(c) CPU	(d) Memory chip			
	ii.	Different components on the	e motherboard of a PC unit are linked	1		
		together by sets of parallel	electrical conducting lines. What are			
		these lines called?				
		(a) Conductors	(b) Buses			
		(c) Connectors	(d) Consecutives			
	iii.	register keeps	tracks of the instructions stored in	1		
		program stored in memory.				
		(a) AR (Address Register)	(b) XR (Index Register)			
		(c) PC (Program Counter)	(d) AC (Accumulator)			
	iv.	In a vectored interrupt		1		
		, ,	signed to a fixed location in memory.			
		(b) The interrupting source supplies the branch information to the				
		processor through an inte	-			
		(c) The branch address is obtained from a register in the processes				
		(d) None of the above				
	v.	•	rformed by a control circuit called as	1		
		(a) Device interface	(b) DMA controller			
		(c) Data controller	(d) Overlooker			
	vi.	•	essor that combines interface unit and	1		
		DMA as one unit.				
		(a) Input-Output Processor	(b) Only input processor			
		(c) Only output processor	(d) None of these			
			PT	( )		

[2]

	vii.	The idea of cache memory is based	1
		(a) On the property of locality of reference	
		(b) On the heuristic 90-10 rule	
		(c) On the fact that references generally tend to cluster	
		(d) All of the above	
	viii.	Memory unit accessed by content is called	1
		(a) Read only memory (b) Programmable Memory	
		(c) Virtual Memory (d) Associative Memory	
	ix.	The Intel 8086 microprocessor is a processor	1
		(a) 4 bit (b) 8 bit (c) 16 bit (d) 32 bit	
	х.	Data hazards occur when	1
		(a) Greater performance loss	
		(b) Pipeline changes the order of read/write access to operands	
		(c) Some functional unit is not fully pipelined	
		(d) Machine size is limited	
Q.2	i.	Explain the functional units of a digital computer	4
	ii.	With appropriate diagrams explain the bus structure of a	6
		computer.	
OR	iii.	What are the factors that determine the performance of a	6
		computer?	
Q.3	i.	Compare register reference and memory reference instruction.	4
	ii.	List the various computer registers and specify purpose of each	6
		register.	
OR	iii.	What is an interrupt? Explain the steps to be carried out while	6
		serving an interrupt.	
Q.4	i.	What is the need for an interface between an I/O device and the	2
		CPU?	
	ii.	Compare synchronous and asynchronous transfer modes.	3
	iii.	Explain various ways of implementing priority interrupt.	5
OR	iv.	Explain CPU-IOP communication.	5

[3]

Q.5	1.	Why the size of cache and main memory are related?	2
	ii.	What is page fault? How it is handled?	3
	iii.	What is virtual memory? Explain with a diagram how virtual	5
		address can be mapped into physical address using paging.	
OR	iv.	Explain the basic operation of the cache memory.	5
Q.6		Write short note on any two:	
	i.	Register Organization of microprocessor 8086	5
	ii.	Pipeline Hazards	5
	iii.	Pipelining in Pentium	5

\*\*\*\*\*

## BC3CO10 Computer Organization

### **Marking Scheme**

Q.1	i.	(c) CPU	1
	ii.	(b) Buses	1
	iii.	(c) PC (Program Counter)	1
	iv.	(b) The interrupting source supplies the branch information to the processor through an interrupt vector.	1
	v.	(b) DMA controller	1
	vi.	(a) Input-Output Processor	1
	vii.	(a) On the property of locality of reference	1
	viii.	(d) Associative Memory	1
	ix.	(c) 16 bit	1
	х.	(b) Pipeline changes the order of read/write access to operands	1
Q.2	i.	Functional units of a digital computer (1 mark + 3 marks)	4
	ii.	Diagrams explain the bus structure of a computer system.	6
		(2 mark + 4 marks)	
OR	iii.	Factors that determine the performance of a computer	6
		(2 mark + 4 marks)	
Q.3	i.	Register reference – 2 marks	4
		Memory reference – 2 marks	
	ii.	For Listing registers - 2 marks	6
		For purpose register - 4 marks	
OR	iii.	Interrupt - 2 marks	6
		Steps of interrupt. – 4 marks	
Q.4	i.	Need for an interface between an I/O device and the CPU	2

	11.	Synchronous transfer modes – 1.5 marks	3
		Asynchronous transfer modes. – 1.5 marks	
	iii.	Ways of implementing priority interrupt.	5
OR	iv.	CPU-IOP communication.	5
Q.5	i.	Reason of relation between size of cache and main memory	2
	ii.	Page fault – <b>1.5 marks</b>	3
		Handling – <b>1.5 marks</b>	
	iii.	Virtual memory – 1 marks	5
		Explanation with a diagram – 4 marks	
OR	iv.	Basic operation of the cache memory.	5
Q.6		Attempt any two:	
	i.	Register Organization of microprocessor 8086	5
	ii.	Pipeline Hazards	5
	iii.	Pipelining in Pentium	5

\*\*\*\*\*