Total No. of Questions: 6

Total No.	of Printea	l Pages:2
-----------	------------	-----------

Enrollment No.....



Faculty of Engineering End Sem (Odd) Examination Dec-2022 EC3EV01 Design for Testability

Branch/Specialisation: EC Programme: B.Tech.

Duration: 3 Hrs. Maximum Marks: 60

Note: Al Q.1 (MC Q.1

-	tions are compulsory. Internal			rs o
	nould be written in full instead	=	or d.	1
i.	The circuit should be tested at			1
	` /	(b) Chip level	-1	
••	(c) Transistor level	` /	21	1
ii.	The stuck-at model is a	_	(4) I ! 1	1
iii.	(a) Recurring (b) Equivalent		` '	1
111.	For a n signal lines circuit possible.		bridging faults are	1
	(a) n (b) 2n	(c) n^2	(d) $n/2$	
iv.	Data retention time comes un	der	fault.	1
	(c) Parametric fault	(d) Structural f	fault	
v.	Sequential circuit includes-	,		1
	(a) Delays			
	(b) Feedback			
	(c) Delays and feedback from	input to outpu	t	
	(d) Delays and feedback from output to input			
vi.	Iterative test generation method			1
	(a) No feedback loops	(b) Few feedba	ack loops	
	(c) More feedback loops	(d) Negative fe	eedback loops only	
vii.	The fault simulation detects fa	aults by-		1
	(a) Test generation	•		
	(b) Construction of fault Dict	ionaries		
	(c) Design analysis under faul	lts		
	(d) All of these			
viii.	Boundary scan test is used to	test-		1
	(a) Pins	(b) Multipliers	,	
	(c) Boards	(d) Wires		
			P.T.	Ο.

[2]

	ix.	Built-in self-test aims to-	1
		(a) Reduce test pattern generation cost	
		(b) Reduce volume of test data	
		(c) Reduce test time	
		(d) All of these	
	х.	The parity check detection is done using-	1
		(a) OR gate (b) AND gate (c) XOR gate (d) NOR gate	
Q.2	i.	List and explain level of modeling.	2
	ii.	Explain about fault-detection and redundancy	3
	iii.	Define the following fault models using examples.	5
		(a) Cross-point fault (b) Multiple-stuck-at fault.	
OR	iv.	Explain bridge fault mode and stuck on/open fault.	5
0.2			2
Q.3	i. 	Explain the procedure involved in the path sensitization technique.	2
	11.	(a) Discuss in brief about D- algorithm.	8
0 D		(b) Explain the Boolean difference method with an example.	_
OR	iii.	Explain the PODEM with an example.	8
Q.4		Attempt any two:	
	i.	Discuss about iterative method of fault diagnosis in sequential	5
		circuits using an example.	
	ii.	Describe the state table verification for sequential circuit.	5
	iii.	What is functional fault model? Describe test generation based on	5
		functional fault models.	
Q.5	i.	Differentiate between board level and system level DFT approaches.	4
۷.5	ii.	List out the scan testing methods.	6
OR	iii.	How is generic boundary scan handled?	6
OK	111.	Trow is generic boundary scan handred.	U
Q.6		Attempt any two:	
	i.	Explain BIST architectures in detail.	5
	ii.	Discuss the steps involved in design for self-test at board level.	5
OR	iii.	Write short note on:	5
		(a) Exhaustive Testing (b) Pseudo Exhaustive Testing	
		5	

Scheme of Marking



Faculty of Engineering
End Sem (Odd) Examination Dec-2022
EC3EV01 Design for Testability
Programme: B.Tech. Branch/Specialisation:

Note: The Paper Setter should provide the answer wise splitting of the marks in the scheme below.

Q.1	i)	(b)	1
	ii)	(d)	1
	iii)	(c)	1
	iv)	(X (b) or (c)	1
	v)	(d)	1
	vi)	(b)	1
	vii)	(d)	1
	viii)	(c)	1
	ix)	(d)	1
	x)	(c)	1
Q.2	i.	1/2 marks for each level	
	îî.	1.5 manus for each	
	iii.	2.5 faults marke too each	
OR	iv.	1 mark - bridge family & marks each for	Stuell on and open
Q.3	i.	a marks for 3 stages	
	ii.	4 marks for each section	
OR	iii.	Introduction - 2 marks, 6 manes emple	037 4 24 03r
Q.4	i.	1 marks 2000. 4 marky Discussion	with example
100	ii.	I maiks taho, 3 maries emplanate	4 40124 Oscomolo
OR	iii.	2 marks definition, Description -	3 marrey
Q.5	i.	2 mares for each difference	

	ii. I marks for each method		
OR	iii.	Intro - 2 maries, diagram - 2 manes.	
		discription -2 mains	
Q.6			
	i.	Diagram - 2 marks 3 mores theory due	eath
	ii.	1.8 manes for each Step	block
	iii.	2.5 markes for each seeking	