Total No. of Questions: 6

Total No. of Printed Pages:2

Enrollment No.....



Faculty of Engineering

End Sem (Even) Examination May-2019 EC3EL08 / EI3EL08 Computer Organization and Architecture

Branch/Specialisation: EC/EI Programme: B.Tech.

Maximum Marks: 60 Duration: 3 Hrs.

				_
	_	uestions are compulsory. Int) should be written in full ins	ernal choices, if any, are indicated. Answers stead of only a, b, c or d.	(
Q.1	i.	Second generation of computers were based on:		-
C		(a) Vacuum tubes	(b) Transistors	
		(c) IC	(d) VLSI	
	ii.	` '	roach, the control signals are generated by	
		(a) System programs	(b) Machine instructions	
		(c) Utility tools	(d) None of these	
	` ' · · · · · · · · · · · · · · · · · ·		oating point format, the size of the mantissa	
	111.	•	oating point format, the size of the mantissa	
		is	(a) 70 his (d) 50 his	
		` '	(c) 72 bit (d) 52 bit	
	iv.	· ·	re you directly specify the operand value is:	-
		(a) Immediate	(b) Direct	
		(c) Definite	(d) Relative	
	V.	Which is a method of de operations?	ecomposing a sequential process into sub	-
		(a) Pipeline (b) CISC	(c) RISC (d) Database	
	vi.	` ' *	data of operands are not available is called	
		(a) Deadlock	(b) Stock	
		(c) Data hazard	(d) Structural hazard	
	vii.		-	
		(a) Less than 1	(b) 1	
		(c) More than 1	(d) Not known	
	viii.	_	sed to speed-up the processing?	-
		(a) Pipeline	(b) Vector processing	
		(c) Both (a) & (b)	(d) None of these	

P.T.O.

[2]

	ix. The fastest data access is provided using		1		
		(a) Caches (b) DRAM (c) SRAM (d) CPU Registers			
	х.	The correspondence between the main memory blocks and those in the	1		
		cache is given by			
		(a) Hash function (b) Mapping function			
		(c) Assign function (d) None of these			
Q.2	i.	What is meant by Von-Neumann Architecture? 2			
	ii.	Enlist three benefits of using multiple-bus architecture compared to 3			
		single-bus architecture.			
	iii.	Discuss the five generations of electronic computers. 5			
OR	iv.	Explain the Hardwired CPU control unit with the help of its block 5			
		diagram.			
Q.3	i.	Convert the decimal number (-12.25) into IEEE 754 single precision	3		
		floating point format.			
	ii.	What do you mean by a floating point number? Explain the IEEE 754	7		
		single precision format for binary floating point numbers.			
OR	iii.	What is an addressing mode? Explain any five types of addressing 7			
		modes with example of each.			
Q.4	i.	How does an instruction pipeline improves the speed of execution?	2		
	ii.	What do mean by pipeline hazards? Draw and explain data and			
		instruction hazard with example.			
OR	iii.	Describe the four stage instruction pipelining with diagram.			
Q.5	i.	Draw the state transition diagram of a process.	2		
	ii.	What is a superscalar processor? Explain its operation with a diagram.	8		
OR	iii.	What is Flynn's taxonomy for parallel processing? Explain its four type	8		
		of computer structures with diagram.			
Q.6		Explain any two with the help of diagram:			
	i.	Computer Memory hierarchy	5		
	ii.	Use of Cache memory	5		
	iii.	Virtual Memory Organization	5		

Marking Scheme

EC3EL08 / EI3EL08 Computer Organization and Architecture

Q .1	i.	Second generation of computers were based on:			
		(b) Transistors	1		
	ii.	In micro-programmed approach, the control signals are generated by	J		
		(b) Machine instructions			
	iii.	In IEEE double precision floating point format, the size of the mantissa	1		
	111.	is	_		
		(d) 52 bit			
	iv.	The addressing mode, where you directly specify the operand value is: 1 (a) Immediate			
	v.	Which is a method of decomposing a sequential process into sub	1		
		operations?			
		(a) Pipeline			
	vi.	The situation where in the data of operands are not available is called	1		
		(a) Data harand			
	vii.	(c) Data hazard The throughout of a superscalar processor is:	1		
	VII.	The throughput of a superscalar processor is: (c) More than 1	J		
	viii.	Which of the following is used to speed-up the processing?	1		
	V111.	(c) Both (a) & (b)	,		
	ix.	The fastest data access is provided using	1		
		(d) CPU Registers			
	х.	The correspondence between the main memory blocks and those in the	1		
		cache is given by			
		(b) Mapping function			
Q.2	i.	Von-Neumann Architecture	-		
2.2	ii.	Three benefits of using multiple-bus architecture compared to single-	?		
	11.	bus architecture. 1 mark for each (1 mark * 3)	•		
	iii.	Five generations of electronic computers.	-		
		1 mark for each (1 mark * 5)			
OR	iv.	Hardwired CPU control unit	5		
		Block diagram. 2 marks			
		Description 3 marks			

Q.3	i.	Convert the decimal number (-12.25) into IEEE 7 floating point format.	54 single precision	3
		Mantissa = 110001	1 mark	
		E' = 10000010	1 mark	
		Answer	1 mark	
	ii.	Floating point number	2 marks	7
		IEEE 754 single precision format	5 marks	
OR	iii.	Addressing mode	2 marks	7
		Any five types of addressing modes with example		
		1 mark for each (1 mark * 5)	5 marks	
Q.4	i.	Instruction pipeline improves the speed of executio	n	2
	ii.	Pipeline hazards	2 marks	8
		Data hazard with example	3 marks	
		Instruction hazard with example	3 marks	
OR	iii.	Four stage instruction pipelining with diagram.		8
		2 marks for each	(2 marks * 4)	
Q.5	i.	State transition diagram of a process.		2
	ii.	Superscalar processor	2 marks	8
		Its operation	4 marks	
		Diagram.	2 marks	
OR	iii.	Flynn's taxonomy for parallel processing	2 marks	8
		Its four type of computer structures with diagram.		
		1.5 marks for each (1.5 marks * 4)	6 marks	
Q.6		Explain any two with the help of diagram:		
	i.	Computer Memory hierarchy		5
		Diagram	2 marks	
		Description	3 marks	
	ii.	Use of Cache memory		5
		Diagram	2 marks	
		Description	3 marks	
	iii.	Virtual Memory Organization		5
		Diagram	2 marks	
		Description	3 marks	
