

Enrollment No.....




Faculty of Engineering  
End Sem (Even) Examination May-2019  
EE3CO21 / EX3CO21 Digital Electronics  
Programme: B.Tech. Branch/Specialisation: EE/EX

Duration: 3 Hrs.


Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1 i. Convert 59.7210 to BCD 1  
 (a) 111011 (b) 01011001.011100100001  
 (c) 1110.11 (d) 01011001011100100001
- ii. A binary number's value changes most drastically when the 1  
 \_\_\_\_\_ is changed.  
 (a) MSB (b) Frequency (c) LSB (d) Duty Cycle
- iii. For the device shown here, assume the D input is LOW, both S 1  
 inputs are HIGH, and the  $\overline{EN}$  input is HIGH. What is the status of  
 the  $\overline{Y}$  outputs?



- (a) All are High (b) All High except  $\overline{Y_0}$   
 (b) All are Low (d) All Low except  $\overline{Y_0}$
- iv. For the device shown here, let all D inputs be LOW, both S inputs 1  
 be HIGH, and the  $\overline{EN}$  input be LOW. What is the status of the Y  
 output?



- (a) Low (b) High  
 (c) Don't Care (d) Cannot be Determined

P.T.O.

[2]

- v. On the fifth clock pulse, a 4-bit Johnson sequence is  $Q_0 = 0$ ,  $Q_1 = 1$ ,  $Q_2 = 1$ , and  $Q_3 = 1$ . On the sixth clock pulse, the sequence is \_\_\_\_\_. **1**  
 (a)  $Q_0 = 1$ ,  $Q_1 = 0$ ,  $Q_2 = 0$ ,  $Q_3 = 0$   
 (b)  $Q_0 = 1$ ,  $Q_1 = 1$ ,  $Q_2 = 1$ ,  $Q_3 = 0$   
 (c)  $Q_0 = 0$ ,  $Q_1 = 0$ ,  $Q_2 = 1$ ,  $Q_3 = 1$   
 (d)  $Q_0 = 0$ ,  $Q_1 = 0$ ,  $Q_2 = 0$ ,  $Q_3 = 1$
- vi. If  $J = K$  ( $J$  and  $K$  are shorted) in a JK flip-flop, what circuit is made **1**  
 (a) SR flip-flop (b) Shorted JK flip-flop  
 (c) T Flip-flop (d) D Flip-Flop
- vii. Which of the following memories uses one transistor and one capacitor as basic memory unit **1**  
 (a) SRAM (b) DRAM  
 (c) Both (a) and (b) (d) None of these
- viii. The storage element for a static RAM is the \_\_\_\_\_ **1**  
 (a) Diode (b) Resistor (c) Capacitor (d) Flip-Flop
- ix. Which logic family provide minimum power dissipation **1**  
 (a) TTL (b) CMOS (c) ECL (d) JFET
- x. Using the schematic diagram of a TTL NAND gate, determine the state of each transistor (ON or OFF) when all inputs are high. **1**  
 (a)  $Q_1$ -ON,  $Q_2$ -OFF,  $Q_3$ -ON,  $Q_4$ -OFF  
 (b)  $Q_1$ -ON,  $Q_2$ -ON,  $Q_3$ -OFF,  $Q_4$ -OFF  
 (c)  $Q_1$ -OFF,  $Q_2$ -OFF,  $Q_3$ -ON,  $Q_4$ -ON  
 (d)  $Q_1$ -OFF,  $Q_2$ -ON,  $Q_3$ -OFF,  $Q_4$ -ON
- Q.2 i. State and prove De Morgan's Theorem. **2**  
 ii. Convert  $Y = A + B\bar{C} + AB + \bar{A}BC$  into standard SOP form **3**  
 iii. Minimize the following expression: using Tabulation Method **5**  
 $f = \sum m(0, 1, 2, 8, 9, 15, 17, 21, 24, 25, 27, 31)$
- OR iv. Minimize the following logic function using K-maps and realize using NAND gate. **5**  
 $F(A, B, C, D) = \sum m(1, 3, 5, 8, 9, 11, 15) + d(2, 13)$
- Q.3 i. Implement the function using  $8 \times 1$  multiplexer using  $F = \sum(0, 1, 3, 4, 8, 9, 15)$  **4**

[3]

- ii. Draw the logic diagram of binary to octal decoder and explain the working in detail. **6**
- OR iii. Design a 4-bit magnitude comparator with 3 outputs:  $A > B$ ,  $A = B$ ,  $A < B$ . **6**
- Q.4 i. Realize JK flip flop using SR flip flop. **4**  
 ii. Design a MOD-5 Ripple counter using a 3-bit ripple counter. **6**
- OR iii. Explain in detail about ring counter with its logic diagram, state diagram and its sequence table. **6**
- Q.5 Attempt any two:  
 i. Draw a RAM cell and explain its working in details. **5**  
 ii. Write short note on with suitable schematic **5**  
 (a) Programmable Logic Array (PLA)  
 (b) Static and Dynamic MOS RAM  
 iii. Explain in brief EPROM and EEPROM. **5**
- Q.6 Attempt any two:  
 i. Explain briefly the operation of TTL NAND gate with the help of a neat diagram. **5**  
 ii. Compare the performance of TTL and CMOS logic. **5**  
 iii. Explain the features of CMOS. **5**

\*\*\*\*\*

**Marking Scheme**  
**EE3CO21 / EX3CO21 Digital Electronics**

Q.1	i.	Convert 59.7210 to BCD (b) 01011001.011100100001	1
	ii.	A binary number's value changes most drastically when the _____ is changed. (a) MSB	1
	iii.	For the device shown here, assume the D input is LOW, both S inputs are HIGH, and the $\overline{EN}$ input is HIGH. What is the status of the $\overline{Y}$ outputs? (a) All are High	1
	iv.	For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the $\overline{EN}$ input be LOW. What is the status of the Y output? (a) Low	1
	v.	On the fifth clock pulse, a 4-bit Johnson sequence is $Q_0 = 0$ , $Q_1 = 1$ , $Q_2 = 1$ , and $Q_3 = 1$ . On the sixth clock pulse, the sequence is _____. (c) $Q_0 = 0$ , $Q_1 = 0$ , $Q_2 = 1$ , $Q_3 = 1$	1
	vi.	If $J = K$ (J and K are shorted) in a JK flip-flop, what circuit is made (c) T Flip-flop	1
	vii.	Which of the following memories uses one transistor and one capacitor as basic memory unit (b) DRAM	1
	viii.	The storage element for a static RAM is the _____ (d) Flip-Flop	1
	ix.	Which logic family provide minimum power dissipation (b) CMOS	1
	x.	Using the schematic diagram of a TTL NAND gate, determine the state of each transistor (ON or OFF) when all inputs are high. (d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON	1
Q.2	i.	De Morgan's Theorem. Statement Proof	2
	ii.	Convert $Y = A + B\overline{C} + AB + \overline{A}BC$ into standard SOP form Complete solution	3

OR	iii.	Minimize the following expression: using Tabulation Method Prime implicants Essential prime implicants	5
	iv.	K-maps value feed Grouping Equation Diagram using NAND gate	5
Q.3	i.	Implementation	4
	ii.	Binary to octal decoder Truth table K-Map + Equation Circuit diagram	6
OR	iii.	4-bit magnitude comparator with 3 outputs: $A > B$ , $A = B$ , $A < B$ . Truth table K-Map + Equation Circuit diagram	6
Q.4	i.	Realize JK flip flop using SR flip flop. Truth table Circuit diagram	4
	ii.	Design a MOD-5 Ripple counter using a 3-bit ripple counter. Truth table K-Map + Equation Circuit diagram	6
OR	iii.	Ring counter Truth table K-Map + Equation State diagram Circuit diagram	6
Q.5		Attempt any two:	
	i.	RAM cell Diagram Working	5
	ii.	Write short note on with suitable schematic (a) Programmable Logic Array (PLA) (b) Static and Dynamic MOS RAM	5

Q.6	iii.	EPROM	2.5 marks	<b>5</b>
		EEPROM.	2.5 marks	
		Attempt any two:		
	i.	Operation of TTL NAND gate		<b>5</b>
		Diagram	2.5 marks	
		Explanation	2.5 marks	
	ii.	Comparison b/w performance of TTL and CMOS logic.		<b>5</b>
		At least 10 points 0.5 mark for each	(0.5 mark * 10)	
	iii.	Features of CMOS.	2.5 marks	<b>5</b>
		Diagram	2.5 marks	

\*\*\*\*\*