Total No.	of	Questions:	6
100001101	·.,	Zuconono.	•

(a) 2

(b) 3

Total No. of Printed Pages: 2	Total	No.	of Printed	d Pages:2
-------------------------------	-------	-----	------------	-----------

Enrollment N	No
--------------	----



## Faculty of Engineering End Sem Examination Dec-2023 RA3CO26 Digital Electronics

Programme: B.Tech. Branch/Specialisation: RA

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

icces	sary. 1	Notations and s	symbols have the	iicii usuai iiica	uning.				
Q.1	i.	The given he following Oct		nber (1E.53) <sub>16</sub>	is equivalent to which of the	1			
		(a) $(35.684)_8$	(b) (36.246) <sub>8</sub>	(c) $(34.340)_8$	(d) (35.599) <sub>8</sub>				
	ii.		Boolean law: A			1			
		(a) 1	(b) A	(c) 0	(d) A'				
	iii.	In RTL NOR	gate, the outp	ut is at logic 1	only when all inputs are at-	1			
		(a) logic 0	(b) logic 1	(c) + 10V	(d) Floating				
	iv. Which insulating layer used in the fabrication of MOSFET?					1			
		(a) Aluminium	itride						
		(c) Silicon die	oxide	(d) Aluminiu	ım nitrate				
	v. Total number of inputs in a half adder is					1			
		(a) 2	(b) 3	(c) 4	(d) 1				
	vi.	In a multiple	xer, the selecti	on of a particu	alar input line is controlled by	1			
		·							
		(a) Data contr	oller	(b) Selected	lines				
		(c) Logic gate	es	(d) Both (a)	and (b)				
	vii. In digital logic, a counter is a device which								
		(a) Counts the number of outputs							
		(b) Stores the number of times a particular event or process has occur							
		(c) Stores the number of times a clock pulse rises and falls							
		(d) Counts the	(d) Counts the number of inputs						
	viii.	Based on how	binary inform	ation is entere	ed or shifted out, shift registers	1			
		are classified into categories.							

(c) 4

(d) 5

P.T.O.

[2]

	ix.	x. The first step in the design of memory decoder is		1
		(a) Selection of a EPROM	(b) Selection of a RAM	
		(c) Address assignment	(d) Data insertion	
	х.	ROM consist of		1
		(a) NOR and OR arrays	(b) NAND and NOR arrays	
		(c) NAND and OR arrays	(d) NOR and AND arrays	
Q.2	i.	Convert (ABF) <sub>16</sub> to base 2 and base	8 system.	2
	ii.	What is Boolean algebra? Explain w		3
	iii.	Perform the subtraction of binary nu complement-	imbers using 1's complement and 2's	5
		(a) 10101-1101	(b) 1110-1010	
OR	iv.	Minimize the following using K-ma	p Y1= $\Sigma$ m(0,1,3,5,9)+ $\Sigma$ d(2,6,7).	5
Q.3	i.	Define transistor as switch with suit	able diagram.	4
	ii.	Explain the working of PMOS a diagram.	nd NMOS transistor with suitable	6
OR	iii.	Classify TTL Logic and explain any	one of them with suitable diagram.	6
Q.4		Attempt any two:		
<b>~</b>	i.	Explain full adder with diagram usin	ng two half adder and truth table.	5
	ii.	-	explain 8*1 multiplexer with truth	5
		table.		
	iii.	Explain 2-Bit magnitude comparat table.	or with suitable diagram and truth	5
Q.5	i.	What is SR Latch? Define setup tim	e and hold time.	4
	ii.	What is Ripple Counter? Explain timing diagram.	Johnson counter with its logic and	6
OR	iii.		diagram. What was the problem in	6
	1111	RS Flip-Flop which is solved in JK	_	v
Q.6		Attempt any two:		
	i.	Compare RAM and ROM. (any five	comparison)	5
	ii.	What is PAL? Explain with its block	k diagram and logic circuit.	5
	iii.	Explain internal construction and me	emory decoding process in detail.	5

\*\*\*\*\*

[4]

## **Marking Scheme**

## RA3CO26 (T)-Digital Electronics

Q.1	i.	The given hexadecimal number (1E.53) <sub>16</sub> is equivalent to which of the following Octal number	1
		b) (36.246) <sub>8</sub>	
	ii.	According to Boolean law: $A + 1 = ?$	1
		a) 1	
	iii.	In RTL NOR gate, the output is at logic 1 only when all the inputs are at	1
		a) logic 0	
	iv.	Which insulating layer used in the fabrication of MOSFET?	1
		c) Silicon dioxide	
	v.	Total number of inputs in a half adder is	1
		a) <b>2</b>	
	vi.	In a multiplexer, the selection of a particular input line is controlled by b) <b>Selected lines</b>	1
	vii.	In digital logic, a counter is a device which b) Stores the number of times a particular event or process has occurred	1
	viii.	Based on how binary information is entered or shifted out, shift registers are classified into categories.	1
		c) 4	
	ix.	The first step in the design of memory decoder is c) Address assignment	1
	х.	ROM consist of c) NAND and OR arrays	1

Q.2	i.	1 Mark for each conversion	1+1
	ii.	Definition 1 Mark ? Explanation of basic theorems 2 Marks	1+2
	iii.	2.5 marks for each solution	2.5+2.5
		a) 10101-1101 b) 1110-1010	
OR	iv.	Minimization 5 marks $Y1=\Sigma m(0,1,3,5,9)+\Sigma d(2,6,7)$	5
Q.3	i.	Definition 3 Mark diagram 1 Mark	3+1
	ii.	Working of PMOS and NMOS transistor 3 Marks each	3+3
OR	iii.	Classification 1 Mark explanation 3 Mark with suitable diagram 2 Mark	1+3+2
		Attempt any two:	
Q.4	i.	Explanation of Full Adder 2 Mark, diagram 1 Mark and truth table 2 Mark	2+1+2
	ii.	Demultiplexer definition 2 Mark explaination of 8*1 multiplexer with truth table 3 Mark	2+3
	iii.	Explaination 1.5 Marks diagram 1.5 Marks and truth table 5 Marks	1+2+2
0.5	:	Definition of SD Letch 2 Montre Definition of setup time	2.2
Q.5	i.	Definition of SR Latch 2 Marks Definition of setup time 1Mark and Definition of hold time 1 mark	2+2
	ii.	Definition of Ripple Counter 2 Marks Explanation of Johnson counter 2 Marks logic and timing diagram 1 Marks each	2+2+2
OR	iii.	Explanation of JK Flip-Flop 3 Mark diagram of 1 Mark. Reason 2 Marks	3+1+2
Q.6		Attempt any two:	

P.T.O.

[2]i. 1 mark for each comparison (Any 5 comparison)5

- ii. Definition of PAL 2 Marks its block diagram 2 Marks and 2+2+1 logic circuit 1 Mark
- iii. Internal construction 2.5 memory decoding process 2.5 narks 2.5+2.5

\*\*\*\*\*