

# Faculty of Engineering / Science

## End Semester Examination May 2025

### CS3CO35 / BC3CO61 Microprocessor & Interfacing

<b>Programme</b>	:	B.Tech. / B. Sc.	<b>Branch/Specialisation</b>	:	CSE All / CS
<b>Duration</b>	:	3 hours	<b>Maximum Marks</b>	:	60

**Note:** All questions are compulsory. Internal choices, if any, are indicated. Assume suitable data if necessary.  
 Notations and symbols have their usual meaning.

<b>Section 1 (Answer all question(s))</b>				<b>Marks CO BL</b>
<b>Q1.</b> Which of the following is not a valid register pair in 8085 µP?				1    1    1
<input checked="" type="radio"/> AB		<input type="radio"/> BC		
<input type="radio"/> DE		<input type="radio"/> HL		
<b>Q2.</b> Which of the following are temporary registers?				1    1    1
<input type="radio"/> BC		<input type="radio"/> DE		
<input type="radio"/> HL		<input checked="" type="radio"/> WZ		
<b>Q3.</b> Which of the following is a 2-byte instruction in 8085 µP?				1    2    2
<input type="radio"/> LDA 2500H		<input type="radio"/> MOVA, B		
<input checked="" type="radio"/> IN 01H		<input type="radio"/> JMP 2085H		
<b>Q4.</b> Which of the following is a register-indirect addressing mode instruction set?				1    2    2
<input type="radio"/> LDA 2700H		<input type="radio"/> ADI 36H		
<input type="radio"/> DAA		<input checked="" type="radio"/> LDAX B		
<b>Q5.</b> How many address lines are required to connect a 4 KB RAM to 8085 µP?				1    3    3
<input type="radio"/> 10		<input checked="" type="radio"/> 12		
<input type="radio"/> 16		<input type="radio"/> 20		
<b>Q6.</b> How many I/O lines are present in 8255 PPI.				1    1    1
<input type="radio"/> 10		<input type="radio"/> 12		
<input type="radio"/> 20		<input checked="" type="radio"/> 24		
<b>Q7.</b> Which of the following interrupt has lowest priority in 8085?				1    2    2
<input type="radio"/> RST 7.5		<input type="radio"/> RST 6.5		
<input checked="" type="radio"/> RST 5.5		<input checked="" type="radio"/> INTR		
<b>Q8.</b> Operation performed in one clock period is known as-				1    2    2
<input type="radio"/> Instruction cycle		<input type="radio"/> Machine cycle		
<input checked="" type="radio"/> T-State		<input type="radio"/> Execution time		
<b>Q9.</b> The computer architecture aimed at reducing the time of execution of instructions is-				1    2    2
<input type="radio"/> CISC		<input checked="" type="radio"/> RISC		
<input type="radio"/> ANNA		<input type="radio"/> ISA		
<b>Q10.</b> What is the primary purpose of pipelining in computer architecture?				1    2    2
<input type="radio"/> To increase clock frequency		<input checked="" type="radio"/> To decrease instruction latency		
<input type="radio"/> To reduce power consumption		<input type="radio"/> To simplify instruction set architecture		

### Section 2 (Answer all question(s))

**Marks CO BL**

**Q11.** Differentiate between terms microcomputer and microprocessor.

3 2 2

Rubric	Marks
Differences at least 3	3

**Q12. (a)** Draw and explain the internal architecture block diagram of 8085  $\mu$ P.

7 2 2

Rubric	Marks
Block diagram-3 Explanation-4	7

(OR)

**(b)** Draw pin diagram of 8085  $\mu$ P and explain their functions.

Rubric	Marks
8085 $\mu$ P Pin diagram-3 Explanation of Pin functions-4	7

### Section 3 (Answer all question(s))

Marks CO BL

**Q13.** What is meant by stack and subroutines? Explain the terms with suitable example.

4 2 2

Rubric	Marks
Explanation of stack-2 Explanation of subroutines.-2	4

**Q14. (a)** What are different type of addressing modes in 8085? Explain with suitable example.

6 3 3

Rubric	Marks
1 mark for each addressing mode with example.	6

(OR)

**(b)** Write an 8085-assembly language program for generating a delay routine with explanation.

Rubric	Marks
Assembly program-4 Explanation-2	6

### Section 4 (Answer all question(s))

Marks CO BL

**Q15.** Differentiate between I/O mapped I/O, and memory mapped I/O techniques.

4 2 2

Rubric	Marks
1 mark for each valid point.	4

**Q16. (a)** Draw & explain the functional block diagram of programmable peripheral interface (Intel 8255).

6 2 2

Rubric	Marks
Functional block diagram of 8255- 3 Explanation-3	6

(OR)

**(b)** Draw & explain the functional block diagram of Programmable timer interface (Intel 8253/ 54).

Rubric	Marks
Functional block diagram of 8253- 3 Explanation -3	6

### Section 5 (Answer all question(s))

Marks CO BL

4 2 2

**Q17.** Differentiate between hardware and software interrupts of 8085 µP.

Rubric	Marks
valid Differences at least 4	4

**Q18. (a)** Draw and explain the timing diagram of the instruction: MVI A, 45H.

6 3 3

Rubric	Marks
Timing diagram-3 Explanation -3	6

(OR)

**(b)** Draw and explain the timing diagram of the instruction: MOV A, B.

Rubric	Marks
Timing diagram-3 Explanation-3	6

### Section 6 (Answer any 2 question(s))

Marks CO BL

5 2 2

**Q19.** How an intel architecture system works? Explain.

Rubric	Marks
Intel Architecture System Diagram-2 Intel Architecture System Working-3	5

**Q20.** What are the basic components of the Intel Core 2 Duo Processor? Explain.

5 2 2

Rubric	Marks
Basic Components of the Intel Core 2 Duo Processor-2 Explain Basic Components of the Intel Core 2 Duo Processor-3	5

**Q21.** Explain the system with Intel atom processor in detail.

5 2 2

Rubric	Marks
Diagram with explanation-5	5

\*\*\*\*\*