Total No. of Questions: 6

Total No. of Printed Pages:2

Fnrol	lment	No		



## Faculty of Science

## End Sem (Even) Examination May-2022

## CA3CO06 Computer Architecture

Programme: BCA / Branch/Specialisation: Computer BCA+MCA (Integrated)

Duration: 3 Hrs.

Programme: BCA / Branch/Specialisation: Computer Application

Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of

Q.1 (MCQs) should be written in full instead of only a, b, c or d.

O.1 i. Which registers of the processor are connected to memory bus?

1.	Which registers of the processor are connected to memory bus?				1	
	(a) PC	(b) MAR	(c) Both (a) an	nd (b)	(d) IR	
ii.	ii. The ALU of a computer responds to the commands coming from					1
	(a) Primary m	emory	(b) Control se	ction		
	(c) External M	<b>I</b> emory	(d) All of thes	se		
iii.	Floating point representation is used to store-				1	
	(a) Boolean va	alues	(b) Whole nur	mbers		
	(c) Real Intege	ers	(d) Integers			
iv.	iv. The sign magnitude representation of -9 is					1
	(a) 00001001		(b) 11111001			
	(c) 10001001		(d) 11001			
v.	RTL stands fo	or-				1
(a) Random transfer language						
	<ul><li>(b) Register transfer language</li><li>(c) Relay transfer language</li></ul>					
	(d) All of these					
vi.	vi. The register for the program counter is signified as				•	1
	(a) MAR	(b) IR	(c) PC	(d) No	ne of these	
vii.	ii. The instructions like MOV or ADD are called as				1	
	(a) OP-Code	(b) Operators	(c) Command	s(d) No	ne of these	
viii.	Which of follo	owing is not ge	neral-purpose 1	egister	of 8086/8088?	1
(a) Code Segment (		(b) Data Segn	nent			
	(c) Stack Segr	ment	(d) Address S	egment		
ix.	The cells in ea	ach column are	connected to _			1
	(a) Capacitor	(b) Data line	(c) Read line	(d) Ser	nse/Write line	
						PTO

[2]

	х.	Which of the following memories must be refreshed many times per second?	1			
		(a) SRAM (b) DRAM (c) EPROM (d) ROM				
Q.2		Attempt any two:				
	i.	What is a computer? Draw a block diagram of a simple computer with peripherals.	5			
	ii.	Give two criteria for instruction set design. Also discuss instruction set format.				
	iii.					
Q.3	i.	Explain single precision floating point representation and represent 2 (6.25) <sub>10</sub> in single precision format.  Discuss booth's algorithm with the help of flowchart and one example.				
OR	ii. iii.					
OK	111.	Explain restoring division algorithm method with one example.				
Q.4	i.	What is micro-operation? Discuss three different types of micro-operation with one example.				
	ii.	Design a 4-bit arithmetic circuit also mention function table for arithmetic micro-operation.				
OR	iii.	•				
Q.5		Attempt any two:				
	i. What are addressing modes? Explain any four addressing mode 8086 microprocessor.					
ii. What are data transfer Instruction? Also give any two exa			5			
	iii.	arithmetic instruction and bit manipulation instruction.  Draw and explain pin diagram of 8086.	5			
Q.6	i. ii. iii.	Attempt any two:  Explain memory hierarchy with help of diagram.  Draw and explain memory chip organization of RAM.  Explain the following:  (a) Cache Memory (b) Auxiliary Memory	5 5 5			

\*\*\*\*\*

## Marking Scheme CA3CO06 Computer Architecture

Q.1	i.	Which registers of the processor are connected to memory bus? (b) MAR			
	ii.	The ALU of a computer responds to the commands coming from- (b) Control section			
	iii.	Floating point representation	n is used to store-		1
	1111.	(c) Real Integers	(d) Integers		1
	iv.	The sign magnitude represen	` '		1
v v v v	17.	(c) 10001001	(d) 11001	_•	1
	v.	RTL stands for-	(d) 11001		1
	٧.	(b) Register transfer language	<u> </u>		1
	vi.	The register for the program (c) PC		·	1
	vii.	The instructions like MOV o (a) OP-Code	r ADD are called as _	·	1
	viii.	Which of following is not ge. (d) Address Segment	neral-purpose register	of 8086/8088?	1
	ix.	The cells in each column are (d) Sense/Write line	connected to		1
	х.	Which of the following memories must be refreshed many times per second?  (b) DRAM			
Q.2		Attempt any two:			
	i.	What is a computer		2 Marks	5
		Diagram		1 Mark	
		Explanation		2 Marks	
	ii.	Criteria		2 Marks	5
		Instruction set format.		3 Marks	
	iii.	Features		3 Marks	5
		Justification		2 Marks	
Q.3	i.	Explanation		1 Mark	2
		Solution		1 Mark	
	ii.	Discussion		3 Marks	8
		Flowchart		3 Marks	
		Example.		2 Marks	
OR	iii.	Discussion		3 Marks	8
		Flowchart		3 Marks	
		Example.		2 Marks	

Q.4	i.	Definition	1 Mark	4
		3 types of micro-operation	1 Mark each	
			(1 Mark*3)	
	ii.	Diagram	1 Mark	6
		Function table	2 Marks	
		Explanation	3 Marks	
OR	iii.	Explanation	4 Marks	6
		Diagram	2 Marks	
Q.5		Attempt any two:		
	i.	Definition	1 Mark	5
		4 addressing modes	1 Mark each	
			(1 Mark*4)	
	ii.	Definition	1 Mark	5
		2 examples	2 Marks each	
		•	(2 Marks*2)	
	iii.	Diagram	1 Mark	5
		Explanation	4 Marks	
Q.6		Attempt any two:		
	i.	Diagram	1 Mark	5
		Explanation	4 Marks	
	ii.	Diagram	1 Mark	5
		Explanation	4 Marks	
	iii.	(a) Cache Memory		5
		Diagram	1 Mark	
		Explanation	1.5 Marks	
		(b) Auxiliary Memory		
		Diagram	1 Mark	
		Explanation	1.5 Marks	
		1		

\*\*\*\*\*