Total No. of Questions: 6

Total No. of Printed Pages:3

## Enrollment No.....



## Faculty of Engineering

End Sem (Odd) Examination Dec-2017 EE3CO09 / EX3CO09 Electronic Devices and Digital Circuits

Programme: B.Tech. Branch/Specialisation: EE/EX

**Duration: 3 Hrs.** 

Maximum Marks: 60


Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

<b>)</b> .1	i.	$I_C = \beta I_B + \dots$				1
۲۰1	1.	- , -		(c) I <sub>CEO</sub>	(d) $\alpha I_E$	1
	ii.	(a) $I_{CBO}$ (b) $I_{C}$ (c) $I_{CEO}$ (d) $\alpha I_{E}$ If the value of $\alpha$ is 0.9, then value of $\beta$ is				1
		(a) 9	(b) 0.9	(c) 900		
	iii.	In an unregulated power supply, if input a.c. voltage increases, the				1
		output voltage				
		(a) Increases		(b) Decreas	ses	
		(c) Remains	the same	(d) None of	these	
iv.	iv.	A Zener dio	de is used as a	voltage regula	ting device	1
		(a) Shunt	(b) Series	(c) Series-s	shunt(d) None of these	
	v.	One condition	on for oscillation	on is		1
		(a) A phase shift around the feedback loop of 180°				
		(b) A gain around the feedback loop of one-third				
		(c) A phase shift around the feedback loop of 0°				
		(d) A gain around the feedback loop of less than 1				
	vi.	vi. In Colpitt's oscillator, feedback is obtained				
		(a) By magnetic induction				
		(b) By a tickler coil				
		(c) From the centre of split capacitors				
		(d) None of these				
	vii.	How is a J-K	K flip-flop mad	e to toggle?		1
		(a) J = 0, K =	= 0	(b) $J = 1, K$	$\mathbf{X} = 0$	
		(c) $J = 0, K =$	= 1	(d) $J = 1, K$	$\zeta = 1$	

P.T.O.

viii.	How many for counter?	flip-flops are i	required to m	nake a MOD-32 binary	1
	(a) 3	(b) 4	(c) 32	(d) 5	
ix.	A 4-bit R/2R digital-to-analog (DAC) converter has a reference				1
	of 5 volts. What is the analog output for the input code 0101?				
	(a) 0.3125 V	(b) 3.125 V	(c) 0.78125	5 V (d) –3.125 V	

- x. What is the major advantage of the R/2R ladder digital-to-analog (DAC), as compared to a binary-weighted digital-to-analog DAC converter?
  - (a) It only uses two different resistor values.
  - (b) It has fewer parts for the same number of inputs.
  - (c) Its operation is much easier to analyze.
  - (d) The virtual ground is eliminated and the circuit is therefore easier to understand and troubleshoot
- Q.2 i. Draw and explain the Ebers Moll model for PNP transistor.
  ii. Find the I<sub>B</sub> and V<sub>CE</sub> for given circuit. (β=200, V<sub>BE</sub>=0.7v).
  6



- OR iii. Draw the common emitter amplifier circuit h model and calculate the input impedance, voltage gain in terms of h parameters.
- Q.3 i. Write down the name types of IC regulators.
  - ii. Draw the op-amp based current limiting circuit and explain its working.

2

iii. Draw the SMPS regulator circuit diagram and explain their working with various functional block diagrams.

OR	iv.	Draw the transistor based voltage series and voltage shunt regulators circuit diagram and explain its working.	5
Q.4	i. ii.	What is Barkhausen Criteria for oscillators?  Draw the circuit diagram of phase shift oscillator and explain its Woking principal.	2 3
OR	iii. iv.	Draw the circuit diagram of active high pass filter and explain it working principal, also derive the gain expression for it.  Draw the block diagram of 555 timer and explain its working principal.	5
Q.5	i. ii.	What is race around condition explain and how it remove? Draw the 4 bit ring counter using D flip flop and explain its working.	3 7
OR	iv	Design mod 10 decade counter using D flip flop.	7
Q.6	i. ii.	Write down any 3 difference between analog and digital systems Draw the circuit diagram of DAC (digital to analog converter) using R-2R ladder network with 4 bit input and explain its working.	2 3
	iii	Draw the block diagram of dual slop A/D converter and explain its working.	5
OR	iv	Explain the working principal of successive approximation A/D converter with block diagram.	5

\*\*\*\*\*

## EE3CO09 / EX3CO09 Electronic Devices and Digital Circuits Marking Scheme

i.	$I_C = \beta I_B + \dots$	1
	(c) I <sub>CEO</sub>	
ii.	If the value of $\alpha$ is 0.9, then value of $\beta$ is	1
	(a) 9	
iii.	In an unregulated power supply, if input a.c. voltage increases, the	1
	output voltage	
	(a) Increases	
iv.		1
v.		1
	· · · · · · · · · · · · · · · · · · ·	
vi.	-	1
vii.		1
viii.	• • • • • • • • • • • • • • • • • • • •	1
ix.		1
Χ.		1
	(a) It only uses two different resistor values.	
i.	Diagram Ebers Moll model for PNP transistor – 2 marks	4
ii.	•	6
iii.	Common emitter amplifier circuit h model – 2 marks	6
	Calculation input impedance, voltage gain - 4 marks	
	<ul> <li>ii.</li> <li>iv.</li> <li>v.</li> <li>vii.</li> <li>viii.</li> <li>ix.</li> <li>x.</li> <li>i.</li> <li>ii.</li> </ul>	<ul> <li>(c) I<sub>CEO</sub></li> <li>ii. If the value of α is 0.9, then value of β is</li></ul>

Q.3	i.	Types of IC regulators $-0.5$ mark each $(0.5 \text{ mark} * 4 = 2 \text{ marks})$	2
	ii.	Op-amp based current limiting circuit – 1 mark	3
		It's working. – 2 marks	
	iii.	SMPS regulator circuit diagram – 2 marks	5
		Their working with various functional block diagram – 3 marks	
OR	iv.	Transistor based voltage series and voltage shunt regulators	5
		circuit diagram - 2 marks	
		Its working – 3 marks	
Q.4	i.	Barkhausen Criteria for oscillators each criteria have 1 mark	2
		(1  mark * 2 = 2  marks)	
	ii.	Circuit diagram of phase shift oscillator – 1 mark	3
		Its Woking principal – 2 marks	
	iii.	Circuit diagram of active high pass filter – 1 mark	5
		Working principal - 2 marks	
		Gain expression for it $-2$ marks	
OR	iv.	Block diagram of 555 timer - 2 marks	5
		Its working principal – 3 marks	
Q.5	i.	Race around condition – 2 marks	3
		How to remove Race around condition − 1 mark	
	ii.	4 bit ring counter circuit – 3 marks	7
		Its working – 4 marks	
OR	iv	Decade counter using D flip flop – 3 marks	7
		Calculation for counter and explanation – 4 marks	
Q.6	i.	Any 3 difference between analog and digital systems	2
	ii.	DAC (digital to analog converter) circuit ladder – 1 mark	3
		DAC circuit ladder working – 2 marks	
	iii	Block diagram of dual slop A/D converter – 2 marks	5
		Dual slop A/D converter working – 3 marks	
OR	iv	Successive approximation A/D converter with block diagram –	5
		2 marks	
		Working principal of Successive approximation A/D converter –	
		3 marks	

\*\*\*\*\*