Total No. of Questions: 6

each

Total No. of Printed Pages:3

Enrollment No.....



Faculty of Engineering

End Sem (Even) Examination May-2018 EC3CO10/ EE3CO08/EI3CO10/ EX3CO08

Microprocessors & Microcontrollers

Programme: B.Tech. Branch/Specialisation: EC/EE/EI/EX

Duration: 3 Hrs. Maximum Marks: 60

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

Q.1 (M	ICQs)	should be written in full instea	d of only a, b, c or d.				
Q.1	i.	In 8085 microprocessor DCR B instruction affects following flags					
		(a) Sign and Zero flag only	(b) Carry and parity flag only				
		(c) All conditional flags	(d) None of conditional flags				
	ii.	In 8085 system, with I/O map	pped I/O scheme Full address range	1			
		for I/O devices and memory	is				
		(a) 256 I/O and 256 memory					
		(b) 256 I/O and 64K memory	7				
		(c) 64K memory and 256 I/O					
		(d) 256 Input,256 output and	64K memory				
	iii.	egister is 2057H, what will be the	1				
		content of DS register to loca	te the physical address 43657H?				
		(a) 41600 H (b) 4160 H	(c) 456AE H (d) 63BC7 H				
	iv.	The instruction queue of 8086 consists of					
		(a) 6 data bytes	(b) 8 data bytes				
		(c) 4 data bytes	(d) 10 data bytes				
	v.	IC 8255 provides I/O ports as	s follows	1			
		(a) Four 8-bit ports					
		(b) Two 8-bit ports and one 6-bit port					
		ort divided into two groups of 4-bit					
		(d) Two 6-bit ports and a p	port divided into two groups of 6-bit				

P.T.O.

different Flags and their set/reset conditions.

	vi.	IC 8253/8254 can be used to generate				
		(a) Single pulse	(b) Pulse train	ı		
		(c) Square wave	(d) All of the	se		
	vii.	8051 microcontroller has fol	lowing		1	
		(a) Two Timers and Two IN	Tx pins			
		(b) Three Timers and Three	INTx pins			
		(c) Two Timers and Three IN	NTx pins			
		(d) Three Timers and Two II	NTx pins			
	viii.	8051 microcontroller does operation	not have instr	ruction for following	1	
		(a) Multiply (b) Compare	(c) Shift	(d) Ex-OR		
	ix.	Which processor has On-ch unit	ip unified cach	ne and Floating point	1	
		(a) 8086 (b) 80186	(c) 80286	(d) 80486		
	х.	ARM processor can fall into	` '	` '	1	
		(a) RISC only	(b) CISC only			
		(c) Both (a) and (b)	(d) VLIW on			
			. ,	•		
Q.2		Attempt any two:				
	i.	Draw schematic diagram to	show de-mult	tiplexing of Address/	5	
		Data bus and Memory - I/O read/write signals with 8085				
	ii.	Draw Timing diagram for	XI H, 2500 H and	5		
		explain T-state, machine cycle and Instruction cycle.				
	iii.	List different Features of memory mapped I/O and I/O mapped				
		I/O schemes.				
Q.3		Attempt any two:				
	i.	Explain different interrupts and related instructions in 8086.				
	ii.	Explain minimum operating	modes of 8086).	5	
	iii.	Write 8086 assembly langua			5	
		to Arrange string of Ten w	ords in Descei	nding order. Assume		
		arbitrary memory locations.				
ΩA		Attompt ony two				
Q.4	;	Attempt any two:	752/9754 and a	vnloin its operation	F	
	i.	Draw block diagram of IC 82	23318234 and e	expiain its operation.	5	

Marking Scheme

EC3CO10/ EE3CO08/EI3CO10/ EX3CO08

Microprocessors & Microcontrollers

Į .1	1.	In 8085 microprocessor DCR B instruction affects following flags	1
		(c) All conditional flags	
	ii.	In 8085 system, with I/O mapped I/O scheme Full address range	1
		for I/O devices and memory is	
		(d) 256 Input,256 output and 64K memory	
	iii.	In 8086, if content of IP register is 2057H, what will be the	1
		content of DS register to locate the physical address 43657H?	
		(b) 4160 H	
	iv.	The instruction queue of 8086 consists of	1
		(a) 6 data bytes	
	v.	IC 8255 provides I/O ports as follows	1
		(c) Two 8-bit port and a port divided into two groups of 4-bit each	
	vi.	IC 8253/8254 can be used to generate	1
		(d) All of these	
	vii.	8051 microcontroller has following	1
		(a) Two Timers and Two INTx pins	
	viii.	8051 microcontroller does not have instruction for following	1
		operation	
		(c) Shift	_
	ix.	Which processor has On-chip unified cache and Floating point	1
		unit	
		(d) 80486	4
	х.	ARM processor can fall into following class	1
		(c) Both (a) and (b)	
2.2		Attempt any two:	
	i.	8085 processor signals 1 mark	5
		Logic circuit for De-mutiplexing of Address/Data bus	
		2 marks	
		Logic circuit for De-mutiplexing of Memory - I/O read/write	
		signals 2 marks	

	11.	Timing diagram with clock cycles for LXI H, 250	0 H – opcode	5
		fetch, memory read, memory read	2.5 marks	
		Definition of T-state, machine cycle and Instruction	n cycle.	
			2.5 marks	
	iii.	Features of memory mapped I/O and I/O mapped	I/O schemes.	5
		At least five features to compare both schemes		
		1 mark each (1 mark * 5)	
Q.3		Attempt any two:		
	i.	Different interrupts and related instructions in 8086	ó .	5
		Type of interrupts	3 marks	
		Interrupt instruction	2 marks	
	ii.	Explain minimum operating modes of 8086.		5
		Block diagram of minimum mode	2.5 marks	
		Explanation	2.5 marks	
	iii.	8086 assembly language program to arrange string	g of ten words	5
		in descending order	3 marks	
		For logic applied (algorithm / flowchart)	1 mark	
		For proper comment	1 mark	
Q.4		Attempt any two:		
	i.	Neat and labelled block diagram of IC 8253/8254	2 marks	5
		Its operation	3 marks	
	ii.	Importance of DMA controller in a system	2 marks	5
		Slave role of DMA 8257	1 mark	
		Master role of DMA 8257	2 marks	
	iii.	Features of USART 8251 for I/O data transfer	1 marks	5
		Initialization control word format and explanation	2 marks	
		Mode format and explanation	2 marks	
Q.5		Attempt any two:		
-	i.	Any five bit-related instructions of 8051 with add	ressing mode,	5
		•	1 mark * 5)	

	ii.	Modes 0,1,2 of operation of Timers in 8051		
		1 mark each (1 mark * 3)	3 marks	
		Associated function registers TMOD, TCON	2 marks	
	iii.	Neat interfacing diagram with LCD	2 marks	5
		Program to display message on LCD	2 marks	
		Proper Comments	1 mark	
Q.6		Attempt any two:		
	i.	Explain the following		5
		(a) Von-neuman and Harvard architecture	2.5 marks	
		(b) RISC and CISC processor	2.5 marks	
	ii.	Different features of processor 80286	2.5 marks	5
		Block architecture.	2.5 marks	
	iii.	Programming model of ARM microcontroller	3 marks	5
		Different Flags and their set/reset conditions.	2 marks	

5				
_				
5				
5				
5				
_				
5				