

Enrollment No.....



## Faculty of Engineering

End Sem (Even) Examination May-2022

EC3EL08 Computer Organization &amp; Architecture

Programme: B.Tech.

Branch/Specialisation: EC

**Duration: 3 Hrs.****Maximum Marks: 60**

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d.

- Q.1 i. ENIAC Computer belongs to \_\_\_\_\_. **1**  
 (a) First generation (b) Second generation  
 (c) Third generation (d) Fourth generation
- ii. Which electronic components are used in first generation computers? **1**  
 (a) Vacuum tube (b) IC's  
 (c) Transistors (d) All of these
- iii. ADD R1, R2, R3 is- **1**  
 (a) Three operand instruction  
 (b) RISC instruction  
 (c) One word instruction  
 (d) All of these
- iv. Round off 13.5 to two digits using IEEE754 is- **1**  
 (a) 13 (b) 14 (c) 13.5 (d) None of these
- v. In the pipelining the stages are interleaved by- **1**  
 (a) Special unit (b) Control unit  
 (c) Clock (d) All of these
- vi. The duration of time when unit is idle known as- **1**  
 (a) Bubbles (b) Hazards (c) Holes (d) None of these
- vii.  $a + b * c \% d$  is example of- **1**  
 (a) SISD (b) SIMD (c) MISD (d) MIMD
- viii. PCB stands for- **1**  
 (a) Process control block (b) Procedure control block  
 (c) Process computer batch (d) Procedure computer batch

P.T.O.

- ix. Write through procedure is- **1**  
 (a) Write on memory permanently  
 (b) To write directly on the memory and cache simultaneously  
 (c) To write and read from memory permanently  
 (d) None of these
- x. The value of cache memory is based on the property of- **1**  
 (a) Memory size (b) Memory localization  
 (c) Locality of reference (d) All of these
- Q.2 i. What do you mean by MIPS? **2**  
 ii. Write short note on computer and its classification. **3**  
 iii. Explain hardwired control unit. **5**  
 OR iv. Write steps to execute instruction Add (R1), R2. **5**
- Q.3 Attempt any two:  
 i. Represent 7.25 to floating point single precision method. Also write the significance of bias and 1. M. **5**  
 ii. Define addressing mode and give their any four classifications with an example. **5**  
 iii. Compare RISC and CISC characteristics in tabular format. **5**
- Q.4 i. Describe pipelining with diagram and discuss the role of cache in pipelining. **4**  
 ii. What is data hazard and how it is handled in software and hardware? **6**  
 OR iii. Explain control hazard and its removal with sketch. **6**
- Q.5 i. What do you mean by program, process and thread? **4**  
 ii. Describe the vector processor with diagram. **6**  
 OR iii. Describe multicore architecture with characteristics. **6**
- Q.6 i. Define Hit rate and Miss rate and average access time. **3**  
 ii. Explain memory hierarchy with neat sketch and characteristics. **7**  
 OR iii. What do you mean by memory mapping of cache? Discuss any two methods in detail. **7**

\*\*\*\*\*

**Marking Scheme**  
**EC3EL08 Computer Organization & Architecture**

Q.1	i.	ENIAC Computer belongs to _____.		<b>1</b>
		(a) First generation		
	ii.	Which electronic components are used in first generation computers?		<b>1</b>
		(a) Vacuum tube		
	iii.	ADD R1, R2, R3 is-		<b>1</b>
		(d) All of these.		
	iv.	Round off 13.5 to two digits using IEEE754 is-		<b>1</b>
		(b) 14		
	v.	In the pipelining the stages are interleaved by-		<b>1</b>
		(c) Clock		
Q.2	vi.	The duration of time when unit is idle known as-		<b>1</b>
		(a) Bubbles		
	vii.	a + b* c % d is example of-		<b>1</b>
		(d) MIMD		
	viii.	PCB stands for-		<b>1</b>
		(a) Process control block		
	ix.	Write through procedure is-		<b>1</b>
		(b) To write directly on the memory and cache simultaneously		
	x.	The value of cache memory is based on the property of-		<b>1</b>
		(c) Locality of reference		
Q.2	i.	Define MIPS	1 Marks	<b>2</b>
		Expression	1 Marks	
	ii.	Computer	1 Marks	<b>3</b>
		Its classification.	2 Marks	
	iii.	Explain hardwired control unit.	3 Marks	<b>5</b>
OR		Diagram	2 Marks	
	iv.	Instruction Add (R1), R2.	(2.5 Marks*2)	<b>5</b>
Q.3		Attempt any two:		
	i.	Represent 7.25 to floating point single precision method	3 Marks	<b>5</b>
		. Also write the significance of bias and 1. M.		
			(1 Mark+1 Mark)	
	ii.	Define addressing mode	1 Mark	<b>5</b>

		Give their any four classifications with an example.	4 Marks	
	iii.	Compare RISC and CISC characteristics in tabular format.		<b>5</b>
		(As per explanation)		
Q.4	i.	Describe pipelining with diagram	3 Marks	<b>4</b>
		Discuss the role of cache in pipelining.	1 Mark	
	ii.	Data hazard	2 Marks	<b>6</b>
		Software	2 Marks	
		Hardware	2 Marks	
OR	iii.	Explain control hazard	3 Marks	<b>6</b>
		its removal with sketch.	3 Marks	
Q.5	i.	Program	1.5 Marks	<b>4</b>
		Process	1.5 Marks	
		Thread	1 Mark	
	ii.	vector processor explanation	4 Marks	<b>6</b>
		Diagram.	2 Marks	
OR	iii.	Multicore architecture	1 Mark	<b>6</b>
		Characteristics.	1 Mark	
		Diagram	4 Mark	
Q.6	i.	Hit rate and Miss rate and average access time	(1 Mark *3)	<b>3</b>
	ii.	Explain memory hierarchy	3 Marks	<b>7</b>
		Neat sketch	2 Marks	
		Characteristics.	2 Marks	
	iii.	What do you mean by memory mapping of cache	1 Mark	<b>7</b>
OR		Two methods in detail.	(3 Mark*2)	

\*\*\*\*\*