

[4]

Q.6

Attempt any two:

- i. Describe the different types of semiconductor memory technologies. Compare and contrast their characteristics, including speed, volatility, and usage.
- ii. What are write policies in cache memory (write-through vs. write-back)? Explain the advantages and disadvantages of each policy concerning data integrity and performance.
- iii. Discuss the various cache replacement algorithms (e.g., LRU, FIFO, Random) used in cache memory systems.

**5**    3    2    5    2

**5**    3    2    5    2

**5**    3    2    5    2

\*\*\*\*\*

Total No. of Questions: 6

Total No. of Printed Pages: 4

Enrollment No.....



Faculty of Engineering

End Sem Examination Dec 2024

EN3ES14 Computer Organization & Architecture

Programme: B.Tech.

Branch/Specialisation: CSBS

**Maximum Marks: 60**

**Duration: 3 Hrs.**

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

	Marks	BL	PO	CO	PSO
Q.1 i. Which of the following is NOT a Boolean operation?	<b>1</b>	1	1	1	1
(a) AND      (b) OR    (c) ADD    (d) NOT					
ii. Which addressing mode uses the contents of a register as the effective address of the operand?	<b>1</b>	1	1	1	1
(a) Immediate addressing (b) Register addressing (c) Direct addressing (d) Register indirect addressing					
iii. In floating-point representation, the mantissa represents which of the following?	<b>1</b>	2	1	1	1
(a) The exponent (b) The precision of the number (c) The sign of the number (d) The base of the number					
iv. In non-restoring division, when a negative remainder is obtained, what is the next step?	<b>1</b>	2	1	1	1
(a) Add the divisor and shift (b) Subtract the divisor again (c) Reverse the bits (d) Stop the calculation					
v. What is the role of an interrupt in process state transitions?	<b>1</b>	2	2	2	1
(a) To halt the CPU (b) To synchronize memory (c) To switch processes between states (d) To reduce process execution time					

P.T.O.

	[2]		[3]
vi.	In I/O transfer techniques, which method allows an I/O device to send data without CPU intervention?  (a) Program-controlled I/O (b) Interrupt-driven I/O (c) Direct Memory Access (DMA) (d) Software interrupts	<b>1</b> 2    2    2    1	Q.2 i. Differentiate between combinational and sequential circuits.  ii. Explain the instruction execution cycle of a CPU.  iii. List and briefly describe five addressing modes commonly used in CPU instruction sets with example of each.
vii.	What is the main advantage of pipelining in CPU design?  (a) Simplified control logic (b) Increased instruction throughput (c) Reduced power consumption (d) Easier debugging	<b>1</b> 2    2    2    1	OR iv. Explain the difference between fixed-point and floating-point representations with examples.
viii.	In parallel processing, what is meant by "data parallelism"?  (a) Performing multiple tasks at the same time (b) Distributing different instructions across multiple processors (c) Applying the same operation to different pieces of data simultaneously (d) Executing different algorithms concurrently	<b>1</b> 2    2    2    1	Q.3 i. Describe the shift-and-add technique for binary multiplication with example.  ii. Describe the structure of IEEE 754 floating-point representation, explaining the significance of the sign bit, exponent, and mantissa.  OR iii. Describe Booth's multiplication algorithm with flowchart and explain how it optimizes binary multiplication for signed numbers.
ix.	What is the primary purpose of memory interleaving?  (a) To increase the total memory capacity (b) To improve access speed by allowing simultaneous access to multiple memory banks (c) To reduce power consumption in memory chips (d) To simplify the memory hierarchy	<b>1</b> 2    2    2    1	Q.4 i. Describe the role of Direct Memory Access (DMA) in I/O transfers.  ii. Discuss the types of interrupts and exceptions and explain how they affect process state transitions in a multitasking environment.  OR iii. Explain the importance of interrupt-driven I/O in real-time systems and how it enhances system responsiveness compared to polling.
x.	Which cache mapping technique allows each memory block to be mapped to exactly one cache line?  (a) Fully associative mapping (b) Set-associative mapping (c) Direct-mapped cache (d) Hybrid mapping	<b>1</b> 2    2    2    1	Q.5 i. What are the main benefits of parallel processors? Provide two examples.  ii. Describe the concept of cache coherency in parallel processing and explain how the MESI protocol helps maintain coherency in multi-core systems.  OR iii. Explain the three types of pipeline hazards—structural, data, and control hazards, giving an example of each.

## Marking Scheme

### EN3ES14 Computer Organisation and Architecture

<p><b>Q.1</b></p> <ul style="list-style-type: none"> <li>i) <b>Ans:- c) ADD</b> <span style="float: right;">1</span></li> <li>ii) <b>Ans:- d) Register indirect addressing</b> <span style="float: right;">1</span></li> <li>iii) <b>Ans:- b) The precision of the number</b> <span style="float: right;">1</span></li> <li>iv) <b>Ans:- a) Add the divisor and shift</b> <span style="float: right;">1</span></li> <li>v) <b>Ans:- c) To switch processes between states</b> <span style="float: right;">1</span></li> <li>vi) <b>Ans:- c) Direct Memory Access (DMA)</b> <span style="float: right;">1</span></li> <li>vii) <b>Ans:- b) Increased instruction throughput</b> <span style="float: right;">1</span></li> <li>viii) <b>Ans:- c) Applying the same operation to different pieces of data simultaneously</b> <span style="float: right;">1</span></li> <li>ix) <b>Ans:- b) To improve access speed by allowing simultaneous access to multiple memory banks</b> <span style="float: right;">1</span></li> <li>x) <b>Ans:- c) Direct-mapped cache</b> <span style="float: right;">1</span></li> </ul>	<p><b>OR</b></p> <ul style="list-style-type: none"> <li>iii. <b>exponent (1 mark), and mantissa (1 mark).</b></li> </ul>
	<p><b>Q.4</b></p> <ul style="list-style-type: none"> <li>i. <b>Describe the role of Direct Memory Access (DMA) in I/O transfers. ( Description 4 marks),</b> <span style="float: right;">4</span></li> <li>ii. <b>Discuss the types of interrupts and exceptions, (4 marks), and explain how they affect process state transitions in a multitasking environment. (2 marks),</b> <span style="float: right;">6</span></li> </ul>
	<p><b>OR</b></p> <ul style="list-style-type: none"> <li>iii. <b>Explain the importance of interrupt-driven I/O in real-time systems (3 marks), and how it enhances system responsiveness compared to polling. (3 marks),</b> <span style="float: right;">6</span></li> </ul>
	<p><b>Q.5</b></p> <ul style="list-style-type: none"> <li>i. <b>What are the main benefits of parallel processors? (3 marks), Provide two examples. (1 mark),</b> <span style="float: right;">4</span></li> <li>ii. <b>Describe the concept of cache coherency in parallel processing and (3 marks), explain how the MESI (Modified, Exclusive, Shared, Invalid) protocol helps maintain coherency in multi-core systems. (3 marks),</b> <span style="float: right;">6</span></li> </ul>
	<p><b>OR</b></p> <ul style="list-style-type: none"> <li>iii. <b>Explain the three types of pipeline hazards—structural, data, and control hazards, giving an example of each. (2 marks each),</b> <span style="float: right;">6</span></li> </ul>
<p><b>Q.2</b></p> <ul style="list-style-type: none"> <li>i. Differentiate between combinational and sequential circuits. <span style="float: right;">2</span></li> <li>(2 differences, 1 mark for each difference)</li> <li>ii. Explain the instruction execution cycle of a CPU. <span style="float: right;">3</span></li> <li>(Explanation with diagram 3 marks)</li> <li>iii. List and briefly describe five addressing modes commonly used in CPU instruction sets with example of each. <span style="float: right;">5</span></li> <li>(5 addressing modes, 1 mark each)</li> </ul>	<p><b>Q.6</b></p> <ul style="list-style-type: none"> <li><b>Attempt any Two</b></li> <li>i. <b>Describe the different types of semiconductor memory technologies. Compare and contrast their characteristics, including speed, volatility, and usage.</b> <span style="float: right;">5</span></li> <li>(5 differences, 1 mark for each difference)</li> <li>ii. <b>What are write policies in cache memory (write-through vs. write-back)? (3 marks), Explain the advantages and disadvantages of each policy concerning data integrity and performance. (2 marks),</b> <span style="float: right;">5</span></li> </ul>
<p><b>OR</b></p> <ul style="list-style-type: none"> <li>iv. Explain the difference between fixed-point and floating-point representations with examples. <span style="float: right;">5</span></li> <li>(5 differences, 1 mark for each difference)</li> </ul>	<ul style="list-style-type: none"> <li>iii. <b>Discuss the various cache replacement algorithms (e.g., LRU, FIFO, Random) used in cache memory systems. (5 marks),</b> <span style="float: right;">5</span></li> </ul>
<p><b>Q.3</b></p> <ul style="list-style-type: none"> <li>i. Describe the shift-and-add technique for binary multiplication with example. <span style="float: right;">3</span></li> <li>(Description 2 marks, example 1 mark)</li> <li>ii. Describe the structure of IEEE 754 floating-point representation, <span style="float: right;">7</span></li> <li>(4 marks) explaining the significance of the sign bit (1 mark),</li> </ul>	<p style="text-align: center;">*****</p>

[2]

[3]