

Enrollment No.....



Faculty of Engineering / Science  
End Sem Examination Dec 2024  
CS3CO33 / EC3CO07 / IT3CO26 / BC3CO38  
Digital Electronics

Programme: B.Tech./B.Sc. Branch/Specialisation: CSE All/  
EC/ IT/ Computer Science

**Duration: 3 Hrs.****Maximum Marks: 60**

Note: All questions are compulsory. Internal choices, if any, are indicated. Answers of Q.1 (MCQs) should be written in full instead of only a, b, c or d. Assume suitable data if necessary. Notations and symbols have their usual meaning.

|     |   | Marks | BL | PO      | CO | PSO   |
|-----|---|-------|----|---------|----|-------|
| Q.1 | i. What are the canonical forms of Boolean Expressions?<br>(a) OR and XOR (b) NOR and XNOR<br>(c) MAX and MIN (d) SOM and POM   | 1     | 1  | 1,2,3,6 | 1  | 1,3,4 |
|     | ii. Convert $(0.345)_{10}$ into an octal number-<br>(a) $(0.16050)_8$ (b) $(0.26050)_8$<br>(c) $(0.24040)_8$ (d) None of these  | 1     | 1  | 1,2,3,6 | 1  | 1,3,4 |
|     | iii. What is the function of an enable input on a multiplexer chip?<br>(a) To apply Vcc<br>(b) To connect ground<br>(c) To active the entire chip<br>(d) To active one half of the chip | 1     | 1  | 1,2,3,6 | 2  | 1,3,4 |
|     | iv. How many two input AND, OR and EXOR gates are required for the configuration of full adder?<br>(a) 1, 2, 2 (b) 2, 1, 2<br>(c) 3, 1, 2 (d) 4, 0, 1                                   | 1     | 1  | 1,2,3,6 | 2  | 1,3,4 |
|     | v. In S-R flip-flop, if $Q = 0$ the output is said to be _____.<br>(a) Set (b) Reset<br>(c) Previous state (d) Current state  | 1     | 1  | 1,2,3,6 | 3  | 1,3,4 |

[2]

|       |  |          |   |             |   |           |
|-------|--|----------|---|-------------|---|-----------|
| vi.   | Finite state machines are used for-  | <b>1</b> | 1 | 1,2,<br>3,6 | 3 | 1,3,<br>4 |
|       | (a) Deterministic test patterns  |          |   |             |   |           |
|       | (b) Algorithmic test patterns  |          |   |             |   |           |
|       | (c) Random test patterns   |          |   |             |   |           |
|       | (d) Pseudo random test patterns  |          |   |             |   |           |
| vii.  | Why ROMs are called non-volatile memory?   | <b>1</b> | 1 | 1,2,<br>3,6 | 4 | 1,3,<br>4 |
|       | (a) They lose memory when power is removed   |          |   |             |   |           |
|       | (b) They do not lose memory when power is removed  |          |   |             |   |           |
|       | (c) They lose memory when power is supplied  |          |   |             |   |           |
|       | (d) They do not lose memory when power is supplied   |          |   |             |   |           |
| viii. | PLA is used to implement _____.  | <b>1</b> | 1 | 1,2,<br>3,6 | 4 | 1,3,<br>4 |
|       | (a) A complex sequential circuit   |          |   |             |   |           |
|       | (b) A simple sequential circuit  |          |   |             |   |           |
|       | (c) A complex combinational circuit  |          |   |             |   |           |
|       | (d) A simple combinational circuit   |          |   |             |   |           |
| ix.   | Which of the following is the most widely employed logic family?   | <b>1</b> | 1 | 1,2,<br>3,6 | 5 | 1,3,<br>4 |
|       | (a) Emitter-coupled logic  |          |   |             |   |           |
|       | (b) Transistor-transistor logic  |          |   |             |   |           |
|       | (c) CMOS logic family  |          |   |             |   |           |
|       | (d) NMOS logic   |          |   |             |   |           |
| x.    | CMOS gates are commercially available as which of the following series?  | <b>1</b> | 1 | 1,2,<br>3,6 | 5 | 1,3,<br>4 |
|       | (a) 1000   |          |   |             |   |           |
|       | (b) 2000   |          |   |             |   |           |
|       | (c) 3000   |          |   |             |   |           |
|       | (d) 4000   |          |   |             |   |           |
| Q.2   | i. Determine the values-   | <b>4</b> | 3 | 1,2,<br>3,6 | 1 | 1,3,<br>4 |
|       | (a) Find 2's compliment of 1110111   |          |   |             |   |           |
|       | (b) $(1101.1)_2 = ( )_{10}$  |          |   |             |   |           |
|       | (c) $(1110101)_2 = ( )_{\text{Gray code}}$   |          |   |             |   |           |
|       | (d) $(3FD)_{16} = ( )_2$   |          |   |             |   |           |
|       | ii. Given $Y(a,b,c,d) = \sum(0,1,3,5,7,10,14,15)$ draw the K-map and obtain the simplified expression. Realize the minimum expression using basic gates. | <b>6</b> | 3 | 1,2,<br>3,6 | 1 | 1,3,4     |
| OR    | iii. Simplify using Quine Mc-Clusky method. $F(a,b,c,d) = \sum(0,1,2,5,7,8,9,10,13,15)$ .  | <b>6</b> | 3 | 1,2,<br>3,6 | 1 | 1,3,<br>4 |

[3]

|     |      |  |          |   |             |   |           |
|-----|------|--|----------|---|-------------|---|-----------|
| Q.3 | i.   | Design a XOR & XNOR gate using NAND Gate.  | <b>3</b> | 3 | 1,2,<br>3,6 | 2 | 1,3,<br>4 |
|     | ii.  | Design a 3:8 decoder using basic gates.  | <b>7</b> | 3 | 1,2,<br>3,6 | 2 | 1,3,<br>4 |
| OR  | iii. | Design a binary to gray code converter.  | <b>7</b> | 3 | 1,2,<br>3,6 | 2 | 1,3,<br>4 |
| Q.4 | i.   | State any three differences between sequential and combinational circuits.   | <b>3</b> | 2 | 1,2,<br>3,6 | 3 | 1,3,<br>4 |
|     | ii.  | Realize a JK flip flop using SR flip flop.   | <b>7</b> | 3 | 1,2,<br>3,6 | 3 | 1,3,<br>4 |
| OR  | iii. | What is a shift registers? Mention the uses of shift registers. Draw and explain the 4-bit SISO.   | <b>7</b> | 3 | 1,2,<br>3,6 | 3 | 1,3,<br>4 |
| Q.5 | i.   | What does burning a ROM mean? What are the major drawbacks of the EEPROM?  | <b>4</b> | 2 | 1,2,<br>3,6 | 4 | 1,3,<br>4 |
|     | ii.  | What is Programmable Logic Array? What is its application? How it is different from PAL?   | <b>6</b> | 2 | 1,2,<br>3,6 | 4 | 1,3,<br>4 |
| OR  | iii. | Compare a static and dynamic RAM cell. Write its applications.   | <b>6</b> | 2 | 1,2,<br>3,6 | 4 | 1,3,<br>4 |
| Q.6 |      | Attempt any two:   |          |   |             |   |           |
|     | i.   | Compare all the IC logic families based on (at least three)-<br>(a) Power consumption<br>(b) Fan out<br>(c) Power dissipation<br>(d) Propagation delay<br>(e) Noise margin | <b>5</b> | 2 | 1,2,<br>3,6 | 5 | 1,3,<br>4 |
|     | ii.  | Design a TTL logic circuit for a 3-input NAND gate.  | <b>5</b> | 2 | 1,2,<br>3,6 | 5 | 1,3,<br>4 |
|     | iii. | Explain with an aid of circuit diagram the operation of 2 input CMOS NAND gate and list out its advantages over other logic families.                                      | <b>5</b> | 2 | 1,2,<br>3,6 | 5 | 1,3,<br>4 |

\*\*\*\*\*

**Marking Scheme**  
**CS3CO33 Digital Electronics**

|     |       |  |          |
|-----|-------|--|----------|
| Q.1 | i)    | c and d both ( <b>1-mark award for attempt</b> )             | <b>1</b> |
|     | ii)   | b. (0.26050)8  | <b>1</b> |
|     | iii)  | c. To active the entire chip                                 | <b>1</b> |
|     | iv)   | b. 2, 1, 2   | <b>1</b> |
|     | v)    | b. Reset   | <b>1</b> |
|     | vi)   | a. deterministic test patterns                               | <b>1</b> |
|     |       | b. algorithmic test patterns ( <b>A and B both correct</b> ) |          |
|     | vii)  | b. They do not lose memory when power is removed             | <b>1</b> |
|     | viii) | c. A complex combinational circuit                           | <b>1</b> |
|     | ix)   | c. CMOS  | <b>1</b> |
|     | x)    | d. 4000  | <b>1</b> |

|     |      |  |          |
|-----|------|--|----------|
| Q.2 | i.   | 1) 0001001                      2) 13.5<br>3) 1001111                      4) 001111111101                       | <b>4</b> |
|     | ii.  | 1 mark for K-Map filling, 2.5 marks for minimized expression & 2.5 marks for implementation through basic gates. | <b>6</b> |
| OR  | iii. | 6 marks for method   | <b>6</b> |

|     |      |                      |          |
|-----|------|----------------------|----------|
| Q.3 | i.   | 1.5 marks for each   | <b>3</b> |
|     | ii.  | 7 marks for solution | <b>7</b> |
| OR  | iii. | 7 marks for solution | <b>7</b> |

|     |     |                            |          |
|-----|-----|----------------------------|----------|
| Q.4 | i.  | 1 mark for each difference | <b>3</b> |
|     | ii. | 7 marks for solution       | <b>7</b> |

|     |      |   |          |
|-----|------|---|----------|
| OR  | iii. | 2 marks for definition, 2 marks for uses, 3 marks for SISO              | <b>7</b> |
| Q.5 | i.   | 1 mark for meaning. 3 marks drawbacks                                   | <b>4</b> |
|     | ii.  | 2 marks for definition, 2 marks for application? 2 marks for difference | <b>6</b> |
| OR  | iii. | 4 marks for comparison 2 marks for applications?                        | <b>6</b> |
| Q.6 |      |   |          |
|     | i.   | 1 mark each   | <b>5</b> |
|     | ii.  | 5 marks for explanation   | <b>5</b> |
|     | iii. | 5 marks for explanation   | <b>5</b> |

\*\*\*\*\*