Basic Logic Gates

			•		
Buffer	Input	Output	Inverter	Input	Output
	0	0		0	1
	1	1		1	0
			-		

-				
AND	Α	В	Output	
AND	0	0	0	NAN
	1	0	0	
	0	1	0	
4 • B=Y	1	1	1	

OR

tables.

	A	В	Output	
	0	0	0	NAND
\	1	0	0	
厂	0	1	0	
Y	1	1	1	
•				
	Α	В	Output	l
	0	0	0	NOR

$\overline{}$	1	0	1	7
	0	1	1	
	1	1	1	
XOR	Α	В	Output	VALOR
AUK	0	0	0	XNOR
-1	1	0	1	1
_1) /	0	1	1)) >>-

We can create boolean algebra expressions for truth

Minterm: Corresponds to each row of truth table, i.e.

 $m_3 = \overline{x_2}x_1x_0$ such that when 3 = 0b011 is substituted in.

Maxterm: They give $M_i = 0$ if and only if the input is

• Use minterms when you have to use NAND gates

and maxterms when you have to use NOR gates.

• When converting expressions to its dual, it's often

helpful to negate expressions twice, or draw out

Half Adde

SOP and POS: Truth tables can be represented as a

SOPs and POSs

 $m_3 = 1$ and $m_3 = 0$ otherwise.

the logic circuit.

module HA(x, y, s, c);

Half Adder

i. For example, $M_3 = x_2 + \overline{x_1} + \overline{x_0}$.

sum of minterms, or product of maxterms.

	A	В	Output	
NAND	0	0	1	Ī
	1	0	1	ŀ
	0	1	1	ŀ
	1	1	0	1
		_		
NOD	A	В	Output	
NOR	0 0	0 0	Output 1	ŀ
NOR				
NOR -	0	0	1	
NOR	0	0	0	
NOR	0 1 0	0 0 1	1 0 0	

1

1		0
1		1
	1	
Output	VNIOD	Α
0	XNOR	0
1	1	1
1		0
0		1

1 0		0 1	0000	0	
			0001	1	
Ī	В	Output	0010	2	
	0	1	0011	3	
	0	1	0100	4	
_	1	1	0101	5	
	1	0	0110	6	
	В	Output	0111	7	
	0	1	1000	8	
	0	0	1001	9	
_	1	0	1010	10	
_	1	0	1011	11	
	В	Output	1100	12	

1101

1110

1111

0000

Number Conversion Binary Decimal Hex 0 0

8

Α

В


C

D

Ε

F

-	2 - 4	
	$2^3 = 8$	$8^4 = 4096$
1	$2^4 = 16$	$8^5 = 32768$
-	$2^5 = 32$	$8^6 = 262144$
-	$2^6 = 64$	$8^7 = 2097152$
+	$2^7 = 128$	$8^8 = 167772$
1	$2^8 = 256$	$8^9 = 1342177$
1	$2^9 = 512$	$8^{10} = 107374$
1	$2^{10} = 1024$	
	$2^{11} = 2048$	AB CD 00
1	$2^{12} = 4096$	0



RS Latch $8^2 = 64$ (Base 8)

Octal

 $8^1 = 8$ Base

 $8^3 = 512$

⊸10

000

001

110

signal.

vlog mux.v

Sequential circuits depend on sequence of inputs. A \mathbf{SR} Latch are cross-coupled NOR gates.



	\mathbf{S}	R	Q	\overline{Q}	
	0	0	0/1	1/0	
	0	1	0	1	
	1	0	1	0	
	1	1	0	0	
When $S = R = 0$ it stores					

last Q value. In practice, we

should not have $D = R = 1$.					
tor	Operation	D			
	Bitwise AND				
	Bitwise OR	c			
	Bitwise XOR	-			
	Bitwise NAND	1			
	Bitwise NOR				
	Bitwise XNOR	L			

0

Opera

a&b

alb

a^b

~(a&b)

~(a|b)

~(a^b)

001

010

010

Step 4: State-Assigned Table Example

 $y_3y_2y_1 \mid Y_3Y_2Y_1 \ (W=0) \quad Y_3Y_2Y_1 \ (W=1) \mid z$

We first write boolean algebra expressions for the outputs

 $Y_n = f_n(y_1, y_2, y_3, W)$ and $z = g(y_1, y_2, y_3)$. For each flip

• The first path goes into the function $g(y_1, y_2, y_3)$

flop i, the input is Y_i and the output is y_i . The output

• The second path goes into the function

 $f_n m(y_1, y_2, y_3, W)$ and loops back to Y_n .

The D flip flops are connected to same clock and reset

set working dir, where compiled verilog goes

compile all verilog modules in mux.v to working # dir could also have multiple verilog files

By convention, use y for input and Y for output.

000

000


000

Step 5: Synthesize Example

then branches off into two paths:

ModelSim Do Files

and leads to output z



AB

11

m12

m13

m15

m8

m11

01

m4

m5

m7

00

m0

m1

m3

00

0

Gated D Latch and

always_latch **if** (Clk == 1) $Q \ll D$;


Verilog for D_latch

endmodule


module D_latch(input logic D,


input logic Clk


output logic Q)



Verilog for FF (Stores on both edges)







Verilog for T- Flip Flop

Q(t+1)

 $T^Q(t)$

1	<pre>module T_flip_flop(t, clk, reset, q);</pre>
2	<pre>input wire t; // T input</pre>
3	<pre>input wire clk; // Clock input</pre>
4	<pre>input wire reset; // Reset input</pre>
5	<pre>output reg q; // Output Q</pre>
6	always @(posedge clk or posedge reset) begin
7	<pre>if (reset) begin</pre>
8	$q \ll 1'b0$; // Reset the flip-flop to 0
9	end else begin
10	<pre>if (t) begin</pre>
11	$q \leftarrow q$; // Toggle the output when T is 1
12	end
13	end
14	end
15	endmodule

15 Finite State Machines

13

14

Steps


0

0

Half Adder

- 1. State Diagram
- 4. State-Assigned Table
- 2. State Table
- 5. Synthesize Circuit
- 3. State Assignment
- 6. Celebrate!

Step 1: State Diagram Example



Step 2: State Table Example

Present State	Nex	t State	Output (z)
A	A	В	0
В	A	C	0
:	:	:	:
G	A	C	1

- flops: 7 (since 7 states)

Alternatively use 3 flip flops to represent state codes as 000, 001, 010, etc.

Step 3: State Assignment Example

- Using one-hot encoding: Choose number of flip # set input values using the force command
- Choose state codes:

-A = 0000001, B=0000010, ..., G=1000000

#log signals and add signals to waveform window

#load simulation using mux as the

top level simulation module

log {/*}

add wave {/*} would add all items in # top level simulation module add wave {/*}

signal names need to be in {} brackets force {SW[0]} 0 force {SW[1]} 0 run 10ns

Resets

• Active High/Low: Resets when Signal is 1/0

 Synchronous High/Low: Resets during positive/negative edge


input x, y; output s, assign $s = x^y$; assign c = x&y; endmodule Full Adder module FA(a, b, c_in, s_out, c_out); wire w1, w2, w3;

input a, b, c_in; output s_out, c_out; HA u0(.x(a), .y(b), .s(w1), .c(w2)); $HA u1(.x(c_in), .y(w1), .s(s_out), .c(w3));$ assign c_out = w2|w3;

endmodule

ModelSim and Other Lab Things

- FGPA: Field Programmable Gate Array
- To repeat signals, use this syntax: force {MuxSelect[2]} 0 Ons, 1 {4ns} -r 8ns which starts at 0 at 0ns, 1 at 4ns, and repeats every 8 ns.
- On the DE1-SoC board, hex thing is red if 0 and white if 1.



```
if (!w) Y_D = A;
else Y_D = B;
if (!w) Y_D = A;
else Y_D = C;
if (!w) Y_D = E:
else Y_D = D;
if (Iw) Y D = F:
else Y D = F:
if (|w\rangle \vee D = \Delta
else Y_D = G;
if (!w) Y_D = E;
else Y_D = F;
```

global _start .text start la s2 LIST addi s10 zero 0 # Sum addi s11, zero, 0 # Counter lw s3, 0(s2) bge x0, s3, END add s10, s10, s3 addi s2, s2, 4 addi s11, s11, 1 i loop END: ebreak

.data LIST



if (!w) Y_D = A; else Y_D = C; default: Y_D <= statetype'('dx);</pre>

endcase end // state_table

B: begin

C: begin

D: begin

F: begin

G:begin

// State Registers

always_ff @(posedge Clock) begin

if(Reset == 1'b1)	
y_Q <= A;	
else	


 $y_Q \ll Y_D;$

end // state FFS

// Set out_light to 1 to turn on LED when in relevant states

assign $Z = ((y_Q == F) | (y_Q == G));$

assign CurState = y_Q endmodule



Registers

module reg8(D, clk, Q);

input clock;

innut [7:0] D.

Q <= D;

endmodule

output reg[7:0] Q;

always@(posedge clock)

- . LDR Ra, [Rb], #offset: value at [address] found in Rb is loaded into register Ra. Then the [address] is incremented by offset
- STR Ra, [Rb], #offset: value found in register Ra is stored to [address] found in Rh. Then the [address] is incremented by offset.
- . IDB Ra =LIST Makes Ra contain the address to the first element of the input variable

Table 2: Register contents and control signals for computing $A^2 + B$

	Reset	1	2	3	4	5	6	7	
Go		1	0	1	0	0	0	0	
data_in		5	5	4	4	-	-	-	- = don't care.
State		0	2	3	4	5	6	1	
R_A		0	5	5	5	5	25	25	
R_B		0	0	0	4	4	4	4	
R_R		0	0	0	0	0	0	29	
ld_a		1	0	0	0	1	0	1	
ld_b		0	0	1	0	0	0	0	
ld_r		0	0	0	0	0	1	0	
ld_alu_out		0	0	0	0	1	0	0	1 = select alu output
alu_select_a		0	0	0	0	0	0	0	0 = select A
alu_select_b		0	0	0	0	0	1	0	1 = select B
alu_op		0	0	0	0	1	0	0	0 = add, 1 = multiply
result_valid		0	0	0	0	0	0	1	

Common Logic Gates

- Mux 2 \rightarrow 1: mux2to1 $(s, x_0, x_1) = \overline{s}x_0 + sx_1$
- Not: not(x)=nand(x,x)=nor(x,x)
- XOR acts as modular arithmetic.
- Multiplexers are functionally complete. $\mathtt{AND} = mux(x, y, 1), \, \mathtt{OR} = mux(x, 0, y).$


```
module mux2to1(x, y, s, m);
    input logic x: //select 0
    input logic y; //select 1
    input logic s; //select signal
    output logic m; //output
    assign m = s & y | ~s & x; // OR
    assign m = s ? y : x;
endmodule
```

```
module ripple_carry_adder_4_Bit(
      input logic [3:0] a. b.
      input logic c_in,
      output logic [3:0] s,
      output logic [3:0] c_out);
6 full_adder fa0 (a[0], b[0], c_in, s[0], c_out[0]);
7 full_adder fa1 (a[1], b[1], fa0.cout, s[1], c_out[1]);
8 full_adder fa2 (a[2], b[2], fa1.cout, s[2], c_out[2]);
9 full_adder fa3 (a[3], b[3], fa2.cout, s[3], c_out[3]);
0 endmodule
 module full_adder (
      input logic a
      input logic b
      input logic cin
      output logic s.
      output logic cout):
      assign s = a ^ b ^ cin:
      assign cout = (a & b) | (a & cin) | (b & cin);
 endmodule
```


```
input logic [3:0] A.
                              // 4-bit input A
input logic [3:0] B,
input logic [1:0] Function. // 2-bit function select
output logic [7:0] ALUout ); // 8-bit output
logic [3:0] and result:
logic [3:0] carry_out; // Capture carry-out from the addition
part1 u0 (
  .a(A).
  .b(B),
  .c_in(0)
  .s(add_result)
  c out(carry out)):// Corrected connection
// Part 2: Multiplexer to select the output based on Eunction
always_comb
begin
 case (Function)
   0: ALUout = {3'b0, carry_out[3], add_result};
    1: ALUout = |(A | B); // Part 3: OR Operation
   2: ALUout = &(A & B); // Part 4: AND Operation
    3: ALUout = {A, B}; // Concatenate A and B
    default: ALUout = 8'b0; // Assuming default behavior is to output @
 endcase
```

Timing Analysis

Combinational logic is characterized by its propagation delay and contamination delay. The propagation delay tpd is the maximum time from when any input changes until the output or outputs reach their final value. The contamination delay tcd is the minimum time from when any input changes until any output starts to change



The critical path, shown in blue, is the path from input A or B to output Y. It is the longest-and, therefore, the slowest-path because the input travels, through three gates to the output. This path is critical because it limits the speed at which the circuit operates. The short path through the circuit, shown in gray, is from input D to output Y.



The propagation delay of a combinational circuit is the sum of the propagation delays through each element on the critical path. The contamination delay is the sum of the contamination delays through each element on the short path. T_cq -> "Clock to Q" Propagation Delay in Flip Flop

T_su -> Set-up time - The data D must be stable during the set-up time

T_h -> Hold time - The data D must remain stable during the hold time

To calculate "the clock: Maximum clock frequency results from a minimum time delay. Look for the longest path between 2 Flip Flops & includes the Set-up Time T_min = T_cq + T_logic (gates) + T_su

Hold Time Violation - Shortest path between 2 Flip flops, Data racing through the clock (set up time not used) To check for hold time violation use t_h + Delta < = T_cq + T_logic_min (short Path) if inequality balances out - no hold time violation if doens't balance...there is hold time violation

Setup Time violation - Logic too slow for correct value to arrive at input to FF on right (D2) by T_su before clock edge.