

Basic Logic Gates

Number Conversion

Buffer	Input	Output	Inverter	Input	Output
	0	0		0	1
	1	1		1	0

AND	A	B	Output	NAND	A	B	Output
	0	0	0		0	0	1
	1	0	0		1	0	1
	0	1	0		0	1	1
	1	1	1		1	1	0

$A \cdot B = Y$

OR	A	B	Output	NOR	A	B	Output
	0	0	0		0	0	1
	1	0	1		1	0	0
	0	1	1		0	1	0
	1	1	1		1	1	0

XOR	A	B	Output	XNOR	A	B	Output
	0	0	0		0	0	1
	1	0	1		1	0	0
	0	1	1		0	1	0
	1	1	0		1	1	1

SOPs and POSs

We can create boolean algebra expressions for truth tables.

Minterm: Corresponds to each row of truth table, i.e. $m_3 = \bar{x}_2x_1x_0$ such that when 3 = 0b011 is substituted in, $m_3 = 1$ and $m_3 = 0$ otherwise.

Maxterm: They give $M_i = 0$ if and only if the input is i . For example, $M_3 = x_2 + \bar{x}_1 + \bar{x}_0$.

SOP and POS: Truth tables can be represented as a sum of minterms, or product of maxterms.

- Use minterms when you have to use NAND gates and maxterms when you have to use NOR gates.
- When converting expressions to its dual, it's often helpful to negate expressions twice, or draw out the logic circuit.

Half Adder

```
module HA(x, y, s, c);
    input x, y; output s, c;
    assign s = x^y;
    assign c = x&y;
endmodule
```

Full Adder

```
module FA(a, b, c_in, s_out, c_out);
    input a, b, c_in; output s_out, c_out;
    wire w1, w2, w3;
    HA u0(.x(a), .y(b), .s(w1), .c(w2));
    HA u1(.x(c_in), .y(w1), .s(s_out), .c(w3));
    assign c_out = w2|w3;
endmodule
```

ModelSim and Other Lab Things

- FGPA: Field Programmable Gate Array
- To repeat signals, use this syntax:
force {MuxSelect[2]} 0 0ns, 1 {4ns} -r 8ns
which starts at 0 at 0ns, 1 at 4ns, and repeats every 8 ns.
- On the DE1-SoC board, hex thing is red if 0 and white if 1.

Step 2: State Table Example

Present State	Next State	Output (z)
A	A B	0
B	A C	0
:	:	:
G	A C	1

Step 3: State Assignment Example

- Using one-hot encoding: Choose number of flip flops: 7 (since 7 states)
- Choose state codes:
- A = 0000001, B=0000010, ..., G=1000000

Alternatively use 3 flip flops to represent state codes as 000, 001, 010, etc.

Octal Base
 $8^1 = 8$
 $8^2 = 64$ (Base 8)
 $8^3 = 512$
 $8^4 = 4096$
 $8^5 = 32768$
 $8^6 = 262144$
 $8^7 = 2097152$
 $8^8 = 16777216$
 $8^9 = 134217728$
 $8^{10} = 1073741824$

RS Latch
 Sequential circuits depend on sequence of inputs. A SR Latch are cross-coupled NOR gates.

S	R	Q	\bar{Q}
0	0	0/1	1/0
0	1	0	1
1	0	1	0
1	1	0	0

When $S = R = 0$, it stores the last Q value. In practice, we should not have $S = R = 1$.

Operator	Operation
$a \& b$	Bitwise AND
$a b$	Bitwise OR
$a \wedge b$	Bitwise XOR
$\sim(a \& b)$	Bitwise NAND
$\sim(a b)$	Bitwise NOR
$\sim(a \wedge b)$	Bitwise XNOR

Step 4: State-Assigned Table Example

By convention, use y for input and Y for output.

$y_3y_2y_1$	$Y_3Y_2Y_1$ ($W = 0$)	$Y_3Y_2Y_1$ ($W = 1$)	z
000	000	001	0
001	000	010	0
:	:	:	:
110	000	010	1

Step 5: Synthesize Example

We first write boolean algebra expressions for the outputs $Y_n = f_n(y_1, y_2, y_3, W)$ and $z = g(y_1, y_2, y_3)$. For each flip flop i , the input is Y_i and the output is y_i . The output then branches off into two paths:

- The first path goes into the function $g(y_1, y_2, y_3)$ and leads to output z
- The second path goes into the function $f_n m(y_1, y_2, y_3, W)$ and loops back to Y_n .

The D flip flops are connected to same clock and reset signal.




ModelSim Do Files

```
# set working dir, where compiled verilog goes
vlib work
# compile all verilog modules in mux.v to working
# dir could also have multiple verilog files
vlog mux.v
#load simulation using mux as the
# top level simulation module
vsim mux
#log signals and add signals to waveform window
log /*
# add wave {/*} would add all items in
# top level simulation module
add wave {/*}
# set input values using the force command
# signal names need to be in {} brackets
force {SW[0]} 0
force {SW[1]} 0
run 10ns
```

Resets

- Active High/Low: Resets when Signal is 1/0
- Synchronous High/Low: Resets during positive/negative edge


Gated D Latch and



AB	00	01	11	10
00	m0	m4	m12	m8
01	m1	m5	m13	m9
11	m3	m7	m15	m11
10	m2	m6	m14	m10

x_1x_2	00	01	11	10
0	m0	m2	m6	m4
1	m1	m3	m7	m5

T Flip Flops



Verilog for T- Flip Flop

```
1 module T_flip_flop(t, clk, reset, q);
2     input wire t; // T input
3     input wire clk; // Clock input
4     input wire reset; // Reset input
5     output reg q; // Output Q
6     always @(posedge clk or posedge reset) begin
7         if (reset) begin
8             q <= 1'b0; // Reset the flip-flop to 0
9         end else begin
10            if (t) begin
11                q <= ~q; // Toggle the output when T is 1
12            end
13        end
14    end
15 endmodule
```

Verilog for D_latch

```
1 module D_latch(input logic D,
2               input logic Clk,
3               output logic Q);
4     always_latch
5         if (Clk == 1)
6             Q <= D;
7 endmodule
```

Verilog for D-Flip Flop

```
1 module D_ff(input logic D,
2             input logic Clk,
3             output logic Q);
4     always_ff @(posedge clk)
5         Q <= D;
6 endmodule
```


Verilog for FF (Stores on both edges)

```
1 module DDR(input logic D,
2            input logic Clk,
3            output logic Q);
4     logic p, n;
5     always_ff @(posedge Clk)
6         p <= D;
7     always_ff @(negedge Clk)
8         n <= D;
9     assign Q <= Clk ? p : n;
10 endmodule
```

```

1 module part1(
2   input logic Clock,
3   input logic Reset,
4   input logic w,
5   output logic z,
6   output logic [3:0] CurState);
7   // Enum allows you to use names for numerical values, such as state encoding:
8   // With enums, you will see the names (e.g., A) in the waveform, instead of
9   // the state encoding (e.g., 0000), which makes debug easier.
10  typedef enum logic [3:0] {A = 4'd0,
11    B = 4'd1,
12    C = 4'd2,
13    D = 4'd3,
14    E = 4'd4,
15    F = 4'd5,
16    G = 4'd6} statetype;
17
18  statetype y_Q, Y_D; // y_Q represents current state, Y_D represents next state
19  //State table
20  //The state table should only contain the logic for state transitions
21  //Do not mix in any output logic. The output logic should be handled separately
22  //This will make it easier to read, modify and debug the code.
23  always_comb begin
24    case (y_Q)
25      A: begin

```



	Reset	1	2	3	4	5	6	7	
go		1	0	1	0	0	0	0	
data_in		5	5	3	3	X	X	X	
RA		0	5	5	5	25	25		
RB		0	0	0	3	3	3	3	
RR		0	0	0	0	0	28		
ld_a		1	0	0	0	0	0	0	
ld_b		0	0	1	0	0	0	0	
ld_alu_out		0	0	0	0	1	0	0	= select alu output
alu_select_a		0	0	0	0	0	0	0	0 = select A
alu_select_b		0	0	0	0	0	1	0	1 = select B
alu_op		0	0	0	0	0	0	0	0 = add, 1 = multiply
ld_r		0	0	0	0	0	1	0	
result_valid		0	0	0	0	0	0	1	

Step	Data changes	Control changes to setup for next cycle
1		Select data-in to RA ld-a=1, ld-alu-out=0
2	RA gets data-in RA=5	ld-a=0
3		Select data-in to RB ld-b=1, ld-alu-out=0
4	RB gets data-in RB=3	ld-b=0

Byte Address	Word Address	Data	Word Nur
3 2 1 0	0x00000000	01 23 45 67	word 0
7 6 5 4	0x00000004	FF FF DD CC	word 1
B A 9 8	0x00000008	AA BB CC DD	word 2
F E D C	0x0000000C	55 66 00 FF	" 3
3 2 1 0	0x00000010	00 00 00 01	" 4

Load word instruction reads a data word from memory into a register

a = mem[21] #S7=a
#S7 = 0xAA BB CC DD
word 2

what's actually in memory

```

25   if (!w) Y_D = A;
26   else Y_D = B;
27   end
28   B: begin
29     if (!w) Y_D = A;
30     else Y_D = C;
31   end
32   C: begin
33     if (!w) Y_D = E;
34     else Y_D = D;
35   end
36   D: begin
37     if (!w) Y_D = E;
38     else Y_D = F;
39   end
40   E: begin
41     if (!w) Y_D = A;
42     else Y_D = G;
43   end
44   F: begin
45     if (!w) Y_D = E;
46     else Y_D = F;
47   end
48   G: begin
49     if (!w) Y_D = A;
50     else Y_D = C;

```

```

51   end
52   default: Y_D <= statetype['dx'];
53   endcase
54   end // state_table
55
56   // State Registers
57   always_ff @(posedge Clock) begin
58     if (Reset == 1'b1)
59       y_Q <= A;
60     else
61       y_Q <= Y_D;
62   end // state_FFS
63
64   // Output logic
65   // Set out_light to 1 to turn on LED when in relevant states
66   assign z = ((y_Q == F) | (y_Q == G));

```

assign CurState = y_Q

endmodule

Registers

```

module reg8(D, clk, Q);
  input clock;
  input [7:0] D;
  output reg[7:0] Q;
  always@(posedge clock)
    Q <= D;
endmodule

```




Table 2: Register contents and control signals for computing $A^2 + B$

	Reset	1	2	3	4	5	6	7	
Go		1	0	1	0	0	0	0	
data_in		5	5	4	4	-	-	-	= don't care.
State		0	2	3	4	5	6	1	
RA		0	5	5	5	5	25	25	
RB		0	0	0	4	4	4	4	
RR		0	0	0	0	0	0	29	
ld_a		1	0	0	0	1	0	1	
ld_b		0	0	1	0	0	0	0	
ld_r		0	0	0	0	0	1	0	
ld_alu_out		0	0	0	0	1	0	0	1 = select alu output
alu_select_a		0	0	0	0	0	0	0	0 = select A
alu_select_b		0	0	0	0	0	1	0	1 = select B
alu_op		0	0	0	0	1	0	0	0 = add, 1 = multiply
result_valid		0	0	0	0	0	0	1	

Common Logic Gates

- Mux 2→1: $\text{mux2to1}(s, x_0, x_1) = \bar{s}x_0 + sx_1$
- Not: $\text{not}(x) = \text{nand}(x, x) = \text{nor}(x, x)$
- XOR acts as modular arithmetic.
- Multiplexers are functionally complete.
 $\text{AND} = \text{mux}(x, y, 1)$, $\text{OR} = \text{mux}(x, 0, y)$.

```

1 module mux2to1(x, y, s, m);
2   input logic x; //select 0
3   input logic y; //select 1
4   input logic s; //select signal
5   output logic m; //output
6   assign m = s & y | ~s & x; // OR
7   assign m = s ? y : x;
8 endmodule

```

```

1 module ripple_carry_adder_4_Bit(
2   input logic [3:0] a, b,
3   input logic c_in,
4   output logic [3:0] s,
5   output logic [3:0] c_out);
6   full_adder fa0 (a[0], b[0], c_in, s[0], c_out[0]);
7   full_adder fa1 (a[1], b[1], fa0.cout, s[1], c_out[1]);
8   full_adder fa2 (a[2], b[2], fa1.cout, s[2], c_out[2]);
9   full_adder fa3 (a[3], b[3], fa2.cout, s[3], c_out[3]);
10  endmodule

11
12 module full_adder (
13   input logic a,
14   input logic b,
15   input logic cin,
16   output logic s,
17   output logic cout);
18   // Logic
19   assign s = a ^ b ^ cin;
20   assign cout = (a & b) | (a & cin) | (b & cin);
21 endmodule

```


```

1 module ALU(
2   input logic [3:0] A, // 4-bit input A
3   input logic [3:0] B, // 4-bit input B
4   input logic [1:0] Function, // 2-bit function select
5   output logic [7:0] ALUout ); // 8-bit output
6   logic [3:0] and_result;
7   logic [3:0] carry_out; // Capture carry-out from the addition
8   // Part 1: Ripple Carry Adder
9   part1 u0 (
10    .a(A),
11    .b(B),
12    .cin(0),
13    .s(add_result),
14    .cout(carry_out)); // Corrected connection
15   // Part 2: Multiplexer to select the output based on Function
16   always_comb
17   begin
18     case (Function)
19       0: ALUout = {3'b0, carry_out[3], add_result};
20       1: ALUout = {(A | B)}; // Part 3: OR Operation
21       2: ALUout = {(A & B)}; // Part 4: AND Operation
22       3: ALUout = {A, B}; // Concatenate A and B
23     default: ALUout = 8'b0; // Assuming default behavior is to output 0
24   endcase
25   end
26 endmodule


```

Timing Analysis

Combinational logic is characterized by its propagation delay and contamination delay. The propagation delay t_{pd} is the maximum time from when any input changes until the output or outputs reach their final value. The contamination delay t_{cd} is the minimum time from when any input changes until any output starts to change its value.



The critical path, shown in blue, is the path from input A or B to output Y. It is the longest—and, therefore, the slowest—path because the input travels through three gates to the output. This path is critical because it limits the speed at which the circuit operates. The short path through the circuit, shown in gray, is from input D to output Y.



The propagation delay of a combinational circuit is the sum of the propagation delays through each element on the critical path. The contamination delay is the sum of the contamination delays through each element on the short path.

$T_{cq} \rightarrow$ "Clock to Q" Propagation Delay in Flip Flop

$T_{su} \rightarrow$ Set-up time - The data D must be stable during the set-up time

$T_h \rightarrow$ Hold time - The data D must remain stable during the hold time

To calculate "the clock: Maximum clock frequency results from a minimum time delay. Look for the longest path between 2 Flip Flops & includes the Set-up Time

$$T_{min} = T_{cq} + T_{logic}(\text{gates}) + T_{su}$$

Hold Time Violation - Shortest path between 2 Flip flops, Data racing through the clock (set up time not used) To check for hold time violation use $t_h + \Delta t \leq T_{cq} + T_{logic_min}$ (short Path) if inequality balances out - no hold time violation if doesn't balance...there is hold time violation

Setup Time violation - Logic too slow for correct value to arrive at input to FF on right (D2) by T_{su} before clock edge.