Justin Enciso-Anaya , Ruby Huynh , Anusha Kankipati
CSEN-122, Winter 2024
Dr. Weijia Shang
03/16/2024




## **Abstract**

This project involves designing a 32-bit pipelined CPU using Verilog HDL, targeted at executing a specific set of 13 instructions defined within the SCU ISA. The design emphasizes implementing a structural model that accommodates the unique instruction set. The project requires us as a team to develop two assembly program versions to benchmark the CPU's capabilities. The evaluation criteria include the CPU design's effectiveness in handling the instruction set, and the efficiency of the pipeline stages. In the end, we were able to piece together all necessary components to build a working CPU.

KEYWORDS: Verilog, Assembly, Pipeline, 32-bit, SCU ISA

## I. Datapath Control + Truth Table

In our project, we embarked on the challenging endeavor of designing a 32-bit pipelined CPU using Verilog HDL, tailored to efficiently execute a specified set of instructions within the SCU ISA framework. As a team, we focused on a structural approach to model our CPU, ensuring it could adeptly manage a unique set of 13 instructions. This project challenged us to apply our theoretical knowledge in a practical setting and provided us with invaluable insights into the intricacies of CPU design and optimization, putting what we learned over the winter quarter into practice—as well as what we have learned in the prerequisite courses.



Instruction	on code	regWrt	mem2reg	PC2reg	branch	iumn	memRd	memWrt	ALUsrc	ALUop
instruction	op-code	regwit	memzreg	PCZreg	branch	jump	memka	memwit	ALUSIC	ALUOP
NOP	0000	0	0	Х	0	0	0	0	Х	0100
SavePC	1111	1	0	1	0	0	0	0	1	0100
Load	1110	1	1	x	0	0	1	0	x	0100
Store	0011	0	X	x	0	0	0	1	x	0100
Add	0100	1	0	0	0	0	0	0	0	0000
Increment	0101	1	0	0	0	0	0	0	1	0001
Negate	0110	1	0	0	0	0	0	0	x	0010
Subtract	0111	1	0	0	0	0	0	0	0	0011
Jump	1000	0	x	x	0	1	0	0	x	0100
Branch if Z	1001	0	x	х	1	0	0	0	х	0100
Branch if N	1011	0	x	х	1	0	0	0	х	0100

This datapath provides a comprehensive overview of our controlled datapath within a CPU's architecture, integral to the processing of instructions. At the core of our datapath is the Control unit, which orchestrates the flow of operations by emitting various control signals. The Program Counter and Instruction Memory are indicative of the fetch stage, where instructions are sequentially retrieved for execution.

#### IF Stage:

In the IF stage, the CPU begins by fetching and decoding instructions. The program counter keeps track of the current instruction to be executed, while the instruction memory holds the set of instructions. Each instruction includes truth table information and destination address data. Upon fetching an instruction, its details are passed to the next stage. The program counter is adjusted to proceed to the next instruction or to execute a jump.

#### **ID Stage:**

The ID stage houses the Register File, serving as the active data working set. Registers are read from and written to as necessary. The control module decodes the Opcode from the previous

stage to determine the appropriate control signals. Instructions are decoded here, and addresses are forwarded to the register for potential read or write operations.

#### **EX/MEM Stage:**

The EX/MEM stage carries out significant CPU operations. The ALU performs arithmetic operations as needed. Additionally, this stage determines the address for the next instruction in case of branch or jump instructions. For BRZ or BRN instructions, the ALU's Z and N values are stored for use in branching in the next cycle. Data memory operations, including writes and reads, are also handled here. While the data and register memory size is constrained by simulator limitations, in a real-world scenario, they would be much larger.

#### **WB Stage:**

The WB stage is crucial for finalizing operations. Any operations requiring writing back to the register file are managed here. Additionally, the final elements for determining the next instruction address are held in this stage, which is then written to the program counter.

#### **II.** Simulation Verification

```
module test bench();
      wire [31:0] pc increment;
      wire [31:0] rs val;
  wire pc src;
      wire ex jumpMem out;
      wire [31:0] pc mux out;
      wire aluZ, aluN;
      wire [31:0] PCOut;
      reg clock;
      //INSTRUCTION FETCH STAGE
        mux test(pc increment,rsOut, pc src, pc mux out); //very 1st mux before PC
        program counter test1(pc_mux_out, PCOut, clock); //unsure of which module
module alu
      wire N, Z;
      //PC adder output: pc increment
      alu test1 5(PCOut, 1, 4'b0100, pc increment, N, Z); //PC = PC+1 CHANGE TO
ADDER??
      initial
      begin
             clock = 0;
             forever #5 clock = \simclock;
      end
      wire [31:0] im out; //instruction memory out
```

```
//instruction memory output: im out
      inst mem test2(PCOut, clock, im out);
      wire [31:0] if im out; //inst fetch inst mem out
      wire [31:0] if PCOut;
      //IF/ID buffer output: if im out, if PCOut
      ifid buffer test3(clock, im out, PCOut, if im out, if PCOut);
      //INSTRUCTION DECODE STAGE
      wire [31:0] signOut;
      //Sign extension output: signOut
      sign extender test4(if im out[31:28], if im out[21:0], signOut);
      wire [31:0] rsOut;
      wire [31:0] rtOut;
      wire [31:0] data write;
      wire [31:0] ex regWrite out;
      //PROBLEM: Reset not initialized. Ask what it is for reg_file.v
      reg file test5(clock, if im out[21:16], if im out[15:10], ex rd out,
ex regWrite out, ex regWrite, rsOut, rtOut);
      wire [3:0] aluOp;
      wire regWrite, memtoReg, PCtoReg, jump, memRead, memWrite, jumpMem,
branchz, branchn;
      //Control output: regWrite, aluSrc, memtoReg, memRead, memWrite, branch,
PCtoReg, jump, aluOp
```

```
control test6(if_im_out[31:28], clock, regWrite, aluSrc, memtoReg, memRead, memWrite, branchz, PCtoReg, jump, branchn, aluOp);
```

```
//GETING PC SRC AS OUTPUT
       wire and 1 out;
       and gate test12(branchz, aluZ, and1 out);
       wire and 2 out;
       and gate test13(branchn, aluN, and2 out);
       wire or 1 out;
       or gate test14(and1 out, and2 out, or1 out, clock);
       wire or2 out;
       or gate test15(or1 out, jump, pc src, clock);
       //Used for outputs in idex buffer
       wire [31:0] rsOut out;
       wire [31:0] rtOut out;
       wire [5:0] rd out;
       //wire [31:0] alu2 out out;
       wire [3:0] aluOp out;
       wire [31:0] PCOut Out, signOut Out;
       wire memRead out, memWrite out, PCtoReg out, memtoReg out, regWrite out,
jumpMem out, aluSrcOut;
  //ID/EX Buffer outputs: rd out, rsOut out, rtOut out, PCOut Out, regWrite out,
```

//ID/EX Buffer outputs: rd\_out, rsOut\_out, rtOut\_out, PCOut\_Out, regWrite\_out, memtoReg\_out, aluOp\_out, memRead\_out, memWrite\_out, PCtoReg\_out, aluSrcOut, signOut\_Out

idex\_buffer test7(clock, if\_im\_out[27:22], rsOut, rtOut, if\_PCOut, regWrite, memtoReg, aluOp, memRead, memWrite, PCtoReg, aluSrc, signOut,

```
rd out, rsOut out,
```

```
rtOut out, PCOut Out, regWrite out, memtoReg out, aluOp out, memRead out,
memWrite out, PCtoReg out, aluSrcOut, signOut Out);
      //EXECUTION STAGE____
      wire [31:0] dataMemoryOut;
      wire [31:0] aluInput1, aluInput2;
      //First alu Input Mux output: aluInput1
      mux test17(rsOut out, PCOut Out, PCtoReg out, aluInput1);
      //Second alu Input Mux output: aluInput2
      mux test18(rtOut out, signOut Out, aluSrcOut, aluInput2);
      wire [31:0] aluOut;
      //ALU output: aluZ, aluN, aluOut
      alu test9(aluInput1, aluInput2, aluOp out, aluOut, aluN, aluZ);
      //data memory output: dataMemoryOut
      data mem test8(clock, memWrite out, memRead out, rsOut out, rtOut out,
dataMemoryOut);
      wire [31:0] ex alu out, ex dataMem out;
      wire [5:0] ex rd out;
```


```
wire ex_memtoReg_out, ex_regWrite;


//WRITE BACK STAGE____
exwb_buffer test10(clock, dataMemoryOut, aluOut, regWrite_out, memtoReg_out, rd_out,
```

ex\_dataMem\_out, ex\_alu\_out, ex\_regWrite,

ex\_memtoReg\_out, ex\_rd\_out);

//WB Mux output: ex\_regWrite\_out
mux test11(ex\_alu\_out, ex\_dataMem\_out, ex\_memtoReg\_out, ex\_regWrite\_out);
endmodule





### III. Assembly Code for Max Calculation

This first version is using our provided Instruction Set:

```
sub x4, x4, x4 //Set x4 register to 0
add x5, x2, x3 //Store the address of last element in array in x5
SVPC x9, 2
                //Save the target branch address of PC+2 into x9
SVPC x10, 5
                //Save the target branch address of PC+5 into x10
LD x6, x2
                //x6=mem[x2]
sub x7, x6, x4 //x7=x6-x4 x7 holds negative val if x6<x4
BRN x10
                //If x6 is smaller than x4, skip instruction loading x6 to x4
INC x4, x6, 0 //x4 = x6 + 0, else store the value in x6 into x4 if x6 !< x4
INC x2, x2, 1 //x2=x2+1 (Move to next array element)
sub x8, x2, x5 //x8=x2-x5 If at last element in array, x8 will hold 0
BRN x9
                //else if not yet at last element in array, loop back
BRZ x9
                //if at last element in array, loop back to process last element
ST0P
```

This version is assuming we have a MAX instruction:

```
MAX x4, x2, x3
STOP
```

In our program, we ended up using this assembly program to find the maximum number

```
instr[0] = 32'b1111_000001_000000_000000_000000001; //SVPC x1, 1
28
    O instr[1] = 32'b1111_000101_000000_000000000000000000; //SVPC x5, 4 Store the address of last element in array in x5
     O instr[2] = 32'blll1_001001_000000_0000000_0000000100; //SVPC x9, 4 Save the target branch address of PC+4 into x9
29
30
     O | instr[3] = 32'b0111_000010_000001_000001_0000000000; //sub x2, x1, x1 Set x2 register to 0
       instr[4] = 32'b0111_000100_000001_000001_0000000000; //sub x4, x1, x1 Set x4 register to 0
    O |instr[5] = 32'b0111_000011_000001_000001_0000000000; //sub x3, x1, x1 Set x3 register to 0
34
        instr[6] = 32'b1111_001010_000000_000000_0000001001; //SVPC x10, 9 Save the target branch address of PC+5 into x10
35
        instr[7] = 32'b1110 000110 000010 000000 0000000000; //LD x6, x2
36
                                                                      //x6=mem[x2]
37
       38
39
40
        instr[10] = 32'b0111_000111_000110_000100_0000000000; //sub x7, x6, x4 x7=x6-x4 x7 holds negative val if x6<x4
41
    O |instr[11] = 32'b1011_000000_001010_000000_0000000000; //BRN x10
                                                                       //If x6 is smaller than x4, skip instruction loading x6 to x4
        //NOP
45
       instr[14] = 32'b0111_000100_000110_000011_0000000000; //sub x4, x6, x3 Set x4 register to 0
46
47
        instr[15] = 32'b0101_000010_000010_000000_0000000001; //INC x2, x2, 1 //x2=x2+1 (Move to next array element)
48
        instr[16] = 32'b0111_001000_000010_0000101_0000000000; //sub x8, x2, x5 //x8=x2-x5 If at last element in array, x8 will hold 0
49
        instr[17] = 32'b1011_000000_001001_000000_0000000000; //BRN x9
50
                                                                      //else if not yet at last element in array, loop back
```

## IV. Execution Time Analysis

Our system has 4 NOP instructions which are each 4 cycles. We have 14 regular instructions, which come out to 56 + 16 CPU clock cycles. Theoretically, the amount of time to get through each step in the data path should be 10ns, since we set it in the simulation. 56 + 16 = 72 CPU clock cycles. 72 clock cycles \* 10ns/clock cycle = 720ns. This is similar to the 750 ns execution time our waveform produced in which the data memory 6 values were fully traversed and compared with register 4's value.