ECE 745 PROJECT BUG REPORT

BY

GROUP 37

ANUSHA RAVILLA 200108828 (aravill)

KRISHNA KARTHICK BALAJI 201108860 (kbalaji)


ADITHYA RANGANATHAN 200090655 (arangan2)

Bug1: The bug is in Controller

Description of the bug: Enable-UpdatePC has the bug in Controller unit. When BR-taken is low, Enable-UpdatePC has to go to Zero but the buggy DUT goes to 1.

We get this Bug for all branch instructions, since Enable-UpdatePC goes to 1even when BR-taken is Zero.


Instructions in pipeline: For all branch instructions, we detect the bug and Enable_updatePC is 1 without taking BR_taken in to consideration.



Bug2: CONTROLLER

When there is a BR instruction, we do not have any source registers for this instruction and there is no data dependency between this instruction in decode stage (IR[8:6]) and another instruction in execute stage whose Destination Register (IR_Exec[11:9]) even if they have the same values. Since there is no data dependency bypass_alu_1 should be 0 but instead it becomes 1.

Instructions in pipeline:



Bug3: CONTROLLER


Description of the bug: Enable and Br_taken signals are not matching in the Controller unit

If branch taken, then enable_updatePC and enable fetch should become 1 at the same cycle (enable fetch should only be high in the next cycle) and as a result of this, the pipeline propagates the error

(because enable _decode goes high in the next cycle and so on). Thus resulting in faulty behavior for 4 cycles after a taken-branch.

Example: When 0000111100111011 was driven both the enable_updatePC and enable_fetch went high when the branch is taken


Instructions in pipeline



Bug4: EXECUTE

Description of the Bug: Aluout and PCout outputs of Execute stage are not the same. We get the Bug when Bypass_ALU_2 is 1. The reason is that the second operand of a dependent instruction for an aluoperation takes the Mem_Bypass_Val instead of Aluout.

Instructions in pipeline:



Bug5: EXECUTE

The NZP value in execute stage does not turn out to be the same in Golden Reference and DUT. This is because the middle bit of NZP value for BR instruction always seems to be stuck at 0 ie NZP[1]=0 always. Hence we get an error when the middle bit of NZP goes high in golden reference but instead it stays low in the buggy DUT.

<u>Instruction in pipeline</u>

