


		۰	۰	
	٠.			

	YEAJ YEOJ
A	y
000	VET . YENRIYED
001	00000010
010	00000100
011	00001000
100	00010000
101	00100000
110	01000000
111	10000000

5

3 into 8 olecoder



a

olways @ (*)
begin
case x (2 A, B, c3)

5

3 61xx: H=F&G;

3 601x: H=FIG;

3'b001: H=F'G;

default: H=D&E;

endcase

end

neg [7:0] A; neg parity; always @ (*) wrong sensitive list begin
parity = 1'b1; for (int i=0; i<=7; i++) if (A[i] == 1) parity = ~ parity; // Can also be no parity = parity ^ A[i]; end 3. 000 001 15 010 E 011 Eneg 100 101 110 0 clock

Question 4:

Errors generated after read:

```
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:1: Syntax error at or near token '<'. (VER-294)

Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:32: Syntax error at or near token '"': Illegal character. (VER-294)

Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:45: Syntax error at or near token '"': Illegal character. (VER-294)

*** Presto compilation terminated with 3 errors. ***

Error: Can't read 'verilog' file

'/afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v'. (UID-59)
```

After corrected erg to reg:

Statistics for case statements in always block at line 37 in file '/afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v'

 	Line	full/ parallel
	39	auto/auto

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[8] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[7] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[6] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[5] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Warning: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net outcell[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)

```
Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST
______
inc flag reg | Latch | 1 | N | N | N | N | - | - | -
    Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[8]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
      /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[7]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[6]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[5]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[4]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[3]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[2]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[1]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
Error: /afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v:74: Net
'outcell[0]' or a directly connected net is driven by more than one
source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 9 errors. ***
Error: Can't read 'verilog' file
'/afs/unity.ncsu.edu/users/a/aravill/saibaba/badFSM.v'. (UID-59)
```

After deleting one always@(posedge clock) block:

Latch is implied -- latch has to be removed and code has to be made complaint with the FSM given.

// Verilog file for the fsm for the pattern matching engine

```
module fsm (clock, reset, start, done flag, match address, inc flag,
location,
outcell);
                      // 100 Mhz clock
input clock;
                       // resets the fsm
input reset;
                       // starts the search
input start;
input [8:0] match address; // address for the pattern match
input done flag; // signal from compare module saying it has finished
                 // its search
output inc flag; // used to increment the address location
output [8:0] location; // location output for pattern match
output [8:0] outcell; // A hash on location
reg [8:0] location, outcell;
reg current_state, next_state;
reg inc flag;
reg signal; //reg instead of erg
parameter
  s0 = 0,
   s1 = 1;
always @(posedge clock or negedge reset)
   begin
   if (!reset)
     current state = s0;
   else
      begin
      current_state = next_state;
      end
   end
always @(current state or start or done flag)
   begin
   case (current state)
   s0:
     begin
      inc flag = 0;
      location = 9'd0;
```

```
if (start)
        begin
        next state = s1;
      end
     else
        begin
      next state = s0;
      end
     end
   s1:
     begin
      location = match address;
      inc flag = 1;
      if (done_flag)
       begin
      next state = s0;
      end
     else
        begin
        next state = s1;
     end
   endcase
   end
// deleted a block outcell
always@(posedge clock)
 outcell = location ^ (location >> 1);
always@(done flag)
                                              -1
  signal = done flag & (^location[4:2]);
endmodule
Question 5:
Total area of the design analyzed: 101.1
Resulting dimensions of chip: 20(smallest multiple of 10>
than sq. root of A)
Power consumed in hardware
Power pre annotation
Global Operating Voltage = 1.1
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000pf
   Time Units = 1ns
    Dynamic Power Units = 1mW
                               (derived from V,C,T units)
    Leakage Power Units = 1pW
```

```
Cell Internal Power = 8.0685 uW (76%)
Net Switching Power = 2.5530 uW (24%)
-----
Total Dynamic Power = 10.6215 uW (100%)
Cell Leakage Power = 1.0052 uW
```

Total	Internal	Switching	Leakage
Power Group Power (%	Power) Attrs	Power	Power
io_pad 0.0000 (0.	0.0000	0.0000	0.0000
memory 0.0000 (0.	0.0000	0.0000	0.0000
black_box 0.0000 (0.	0.0000	0.0000	0.0000
clock_network 2.5082e-03 (1.0454e-03	1.4133e-03	4.9542e+04
register 6.0328e-03 (5.6926e-03	2.5373e-04	8.6437e+04
sequential 0.0000 (0.	0.0000	0.0000	0.0000
combinational 3.0856e-03 (1.3304e-03	8.8602e-04	8.6922e+05
Total 1.1627e-02 mW	8.0685e-03 mW	2.5530e-03 mW	1.0052e+06 pW

Power post annotation

```
Global Operating Voltage = 1.1

Power-specific unit information:

Voltage Units = 1V

Capacitance Units = 1.000000pf

Time Units = 1ns

Dynamic Power Units = 1mW (derived from V,C,T units)

Leakage Power Units = 1pW

Cell Internal Power = 8.2208 uW (62%)

Net Switching Power = 5.0090 uW (38%)

------

Total Dynamic Power = 13.2299 uW (100%)

Cell Leakage Power = 1.0052 uW
```

			In	ternal	Sw	vitching	Leakage
Total							
Power	Group		Po	wer	Po	ower	Power
Power	(%)	Attrs			

io_pad	0.0000	0.0000	0.0000
0.0000 (0.	00%)		
memory	0.0000	0.0000	0.0000
0.0000 (0.	00%)		
black_box	0.0000	0.0000	0.0000
0.0000 (0.	00%)		
clock_network	1.0717e-03	2.9636e-03	4.9542e+04
4.0848e-03 (28.70%)		
register	5.6925e-03	4.2234e-04	8.6437e+04
6.2013e-03 (43.56%)		
sequential	0.000	0.0000	0.000
0.0000 (0.	00%)		
combinational	1.4566e-03	1.6231e-03	8.6922e+05
3.9489e-03 (27.74%)		
Total 1.4235e-02 mW	8.2208e-03 mW	5.0090e-03 mW	1.0052e+06 pW

Available timing slack in the critical path

Counter timing pre annotation

Startpoint: latch (input port clocked by clock)

Path Group: clock Path Type: max

Point	Incr	Path
clock clock (rise edge) clock network delay (ideal) input external delay latch (in) U37/ZN (NOR3_X1) U19/ZN (NOR3_X2) U38/ZN (AOI22_X2) U17/ZN (OAI221_X2) value_reg_0_/D (DFF_X1) data arrival time	0.0000 0.6580 0.0560 0.3121 0.0440 0.1138 0.0624	1.0260 r
<pre>clock clock (rise edge) clock network delay (ideal) clock uncertainty value_reg_0_/CK (DFF_X1) library setup time data required time</pre>	10.0000 0.0000 -0.0500 0.0000 -0.0695	10.0000 9.9500 9.9500 r 9.8805 9.8805
data required time data arrival time		9.8805 -1.2462
slack (MET)		8.6343

Counter timing post annotation

Startpoint: dec (input port clocked by clock)

Endpoint: value_reg_0_

(rising edge-triggered flip-flop clocked by clock)

Path Group: clock Path Type: max

Point	Incr	Path
clock clock (rise edge) clock network delay (ideal) input external delay dec (in) U34/ZN (INV_X4) U37/ZN (NOR3_X1) U19/ZN (NOR3_X2) U38/ZN (AOI22_X2) U17/ZN (OAI221_X2) value_reg_0_/D (DFF_X1) data arrival time	0.0000 0.0000 0.6580 0.1536 0.0176 0.5176 0.0535 0.1416 0.0688 0.0000	0.0000 0.6580 r 0.8116 r 0.8292 f 1.3468 r 1.4003 f 1.5419 r 1.6107 f
<pre>clock clock (rise edge) clock network delay (ideal) clock uncertainty value_reg_0_/CK (DFF_X1) library setup time data required time data required time data arrival time</pre>		10.0000 9.9500 9.9500 r
slack (MET)		8.2645