ECE 720 – ESL & Physical Design

Lecture 9: Simple LT 2x2 Example System

W. Rhett Davis NC State University

© W. Rhett Davis NC State University Slide 1 ECE 720

Announcements

Project 1 Due Today

Homework 3 Due Tuesday

Homework 4 Due in 12 Days


 See SystemC Loosely-Timed Transaction-Level Modeling Example (sc_tlm_tut.tar.gz) for today's examples

Today's Lecture

- Simple LT 2x2 Example System
- >>> Structure
 - » Behavior

© W. Rhett Davis NC State University Slide 3 ECE 720

Simple 2x2 Simulation




- Each initiator performs the following:
 - » writes two values to one target
 - » reads the same values from that target
 - » repeats for the other target
- 16 transactions total
- Base addresses
 - » mem0: 0x00000000
 - » mem1: 0x10000000

Top Module

```
class top : public sc core::sc module {
 public:
 top (sc core::sc module name name);
 private:
  SimpleBusLT<2, 2> bus;
 mem mem0;
                     top::top(sc core::sc module name name)
 mem mem1;
                        : sc core::sc module(name)
  stub stub0;
                        , bus("bus")
 stub stub1;
                        , mem0("mem0", 4*1024)
};
                        , mem1("mem1", 4*1024)
                        , stub0("stub0","xact0.txt")
                        , stub1("stub1","xact1.txt")
                       stub0.master(bus.target_socket[0]);
                       stub1.master(bus.target socket[1]);
                       bus.initiator socket[0](mem0.slave);
                       bus.initiator socket[1](mem1.slave);
```

Stub



- Bus master that generates transactions for debugging
- One thread process that initiates transactions from a file
- Two transport methods defined (as required by interface) but not implemented

Stub Module (1/4)

Stub Module (2/4)

```
void stub::main(void){
 sc core::sc time delay=sc core::SC ZERO TIME;
 tlm::tlm generic payload gp;
 gp.set streaming width (4);
 unsigned long length;
 sc dt::uint64 addr;
 // Variables for reading transaction file
 ifstream f(filename,ios::in);
 double time val; string time unit;
 sc core::sc time start time; string cmd;
 // Skip the first line, assume it is a comment
 if (f.good())
   getline(f,cmd);
```


Stub Module (3/4)

```
while (f.good()) {
   f >> time val >> time unit >> cmd >> hex >> length >> addr;
   if (!f.good()) continue;
   if (cmd=="WRITE")
     gp.set command(tlm::TLM WRITE COMMAND);
   else if (cmd=="READ")
     gp.set command(tlm::TLM READ COMMAND);
   else {
     cout << sc core::sc time stamp()<<" "<< sc object::name()</pre>
          << " Unrecognized command: " << cmd << endl;</pre>
     continue:
   gp.set address( addr );
   gp.set response status( tlm::TLM INCOMPLETE RESPONSE );
   gp.set data length( length );
   // Parse the start-time from the transaction file
   if (time unit=="fs")
     start time=sc core::sc time(time val,sc core::SC FS);
```

Stub Module (4/4)

```
// Wait until the transaction start-time is reached
  if (sc core::sc time stamp() < start time)</pre>
    wait( start time-sc core::sc time stamp() );
  // Perform the transaction
  cout << sc core::sc time stamp() <<" "<< sc object::name()</pre>
        <<" "<< cmd <<" "<< hex <<length<<" "<< addr << endl;
  master->b_transport(gp, delay);
  if (gp.get response status() != tlm::TLM OK RESPONSE)
    cout << sc_core::sc_time_stamp() <<" "<<sc object::name()</pre>
         << " ERROR Response Status "
         << gp.get response status() << endl;</pre>
} //while
cout << sc core::sc time stamp() << " " << sc object::name()</pre>
     << " Completed" << endl;
// end main
```

Memory



- Target has no processes, only one (blocking) transport method, which calls wait to model memory delay
- Convenience socket used to avoid need to define nonblocking transport methods

Memory Module (1/3)


Memory Module (2/3)

```
void mem::custom b transport
 ( tlm::tlm_generic_payload &gp, sc_core::sc_time &delay ) {
  sc dt::uint64 address = gp.get address();
 tlm::tlm command command = gp.get command();
  sc core::sc time mem delay(10,sc core::SC NS);
 wait(delay+mem delay);
  cout << sc core::sc time stamp() << " " << sc object::name();</pre>
  if (address < m_memory_size) {</pre>
    switch (command) {
      case tlm::TLM WRITE COMMAND: {
        cout << " WRITE 0x" << hex << address << endl;</pre>
        gp.set response status( tlm::TLM OK RESPONSE );
        break:
```

Memory Module (3/3)

```
case tlm::TLM READ COMMAND: {
     cout << " READ 0x" << hex << address << endl;</pre>
     gp.set response status( tlm::TLM OK RESPONSE );
    break;
  default: {
     cout << " ERROR Command " << command</pre>
          << " not recognized" << endl;
     gp.set response status( tlm::TLM COMMAND ERROR RESPONSE );
else {
    cout << " ERROR Address 0x" << hex << address
         << " out of range" << endl;
    gp.set response status( tlm::TLM ADDRESS ERROR RESPONSE );
return;
```

Bus



- Convenience sockets needed because there are multiple ports of each type
- Bus also has no processes, only one (blocking) transport method
- decode, getPortId, and getAddressMask methods implement the mapping of targets to address space in multiples of 0x10000000 (28-bit address spaces)

Bus Module (1/2)

```
template <int NR OF INITIATORS, int NR OF TARGETS>
class SimpleBusLT : public sc_core::sc_module
target_socket_type target_socket[NR_OF_INITIATORS];
 initiator socket type initiator_socket[NR_OF_TARGETS];
 SC HAS PROCESS(SimpleBusLT);
  SimpleBusAT(sc core::sc module name name) :
    sc core::sc module(name)
     for (unsigned int i = 0; i < NR OF INITIATORS; ++i) {
       target socket[i].register b transport fw(this,
                    &SimpleBusLT::initiatorBTransport, i);
       target socket[i].register transport_dbg(this,
                    &SimpleBusLT::transportDebug, i);
       target socket[i].register get direct mem ptr(this,
                    &SimpleBusLT::getDMIPointer, i);
```

Bus Module (2/2)

Today's Lecture

- Simple LT 2x2 Example System
 - » Structure
- » Behavior

© W. Rhett Davis NC State University Slide 18 ECE 720

Transaction Files

xact0.txt

	_11	11
хa	CIT	₋ txt

# t:	ime	command	bytes	address
0	ns	WRITE	0x4	0x10000200
40	ns	WRITE	0x4	0x10000204
80	ns	READ	0x4	0x10000200
140	ns	READ	0x4	0x10000204
200	ns	WRITE	0x4	0×00000200
240	ns	WRITE	0x4	0×00000204
280	ns	READ	0x4	0×00000200
340	ns	READ	0 x 4	0x00000204

ime	command	bytes	address
ns	WRITE	0x4	0×00000100
ns	WRITE	0x4	0×00000104
ns	READ	0x4	0×00000100
ns	READ	0x4	0×00000104
ns	WRITE	0x4	0x10000100
ns	WRITE	0x4	0x10000104
ns	READ	0x4	0x10000100
ns	READ	0x4	0x10000104
	ns ns ns ns ns ns	ime command ns WRITE ns WRITE ns READ ns READ ns WRITE ns WRITE ns WRITE ns READ ns READ	ns WRITE 0x4 ns READ 0x4 ns READ 0x4 ns WRITE 0x4 ns WRITE 0x4 ns READ 0x4

 Each stub performs two writes and two reads to each memory

Output

```
0 s top.stub0 WRITE 4 10000200
0 s top.stub1 WRITE 4 100
10 ns top.mem1 WRITE 0x200
10 ns top.mem0 WRITE 0x100
40 ns top.stub0 WRITE 4 10000204
40 ns top.stub1 WRITE 4 104
50 ns top.mem1 WRITE 0x204
50 ns top.mem0 WRITE 0x104
80 ns top.stub0 READ 4 10000200
80 ns top.stub1 READ 4 100
90 ns top.mem1 READ 0x200
90 ns top.mem0 READ 0x100
140 ns top.stub0 READ 4 10000204
140 ns top.stub1 READ 4 104
350 ns top.mem0 READ 0x204
350 ns top.stub0 Completed
350 ns top.mem1 READ 0x104
350 ns top.stub1 Completed
```

Questions

 What would happen if one stub wrote to location 0x2000?

© W. Rhett Davis NC State University Slide 21 ECE 720

Questions

 What value have we added by organizing our code this way?

© W. Rhett Davis NC State University Slide 22 ECE 720

Questions

 What are we not modeling in this simulation that we might want to know?

© W. Rhett Davis NC State University Slide 23 ECE 720

Comparison of LT & AT Styles

 A system was created that is identical to this system, but uses non-blocking transport methods

	LT	AT
lines of code	1,700	2,400
processes (defined/instantiated)	1/2	5/8
synchronization objects (defined/instantiated)	0/0	8/12
lines of output	180	570

© W. Rhett Davis NC State University Slide 24 ECE 720