
ECE 720 – ESL & Physical Design

Lecture 11: Rent's Rule and Donath's Method

W. Rhett Davis
NC State University

Announcements

- Homework 5 Due Thursday
 - » See updated sc/sgc/setup scripts in `cortexm0ds.tar.gz`
- Project 2 Due in 2 weeks
- Homework 6 Due in 3 weeks

Today's Lecture

- ● Wires in Integrated Circuits
- Wire-Length Estimation

Design Flow

Front-End Design
Logic Design

Standard Cell Synthesis

Floorplanning

Placement

Clock Tree Synthesis

Repeater Insertion

Routing

Static Timing Analysis

Signal Integrity Analysis




Power Analysis

Power Distribution Analysis

Back-End Design
Physical Design


Verification

```
module LFSR_TAPK (clock, Reset, Y1, Y2);
  input  clock, Reset;
  output [7:0] Y1, Y2;
  reg  [7:0] Y1, Y2;
  parameter [7:0] seed1 = 8'h01010101;
  parameter [7:0] seed2 = 8'h01101011;
  parameter [7:0] Tap1 = 8'h00001100;
  parameter [7:0] Tap2 = 8'h01011100;
  task LFSR_TAPSR_TAPK;
    [input [7:0] a];
    [input [7:0] Tap1];
    [output [7:0] Next_LFSR_Reg];
    integer N;
    reg [7:0] Next_LFSR_Reg;
    reg [7:0] Next_LFSR_Reg;
    begin
      Bit0_0_Zero = ~ a[6:0];
      Feedback = a[7] ^ Bit0_0_Zero;
      for (N=0; N<8; N=N+1) begin
        if (Tap1[N] == 1) Next_LFSR_Reg[N] = Feedback;
        else
          Next_LFSR_Reg[N] = a[N-1] ^ Feedback;
        Next_LFSR_Reg[0] = Feedback;
      end
    endtask
  endmodule
```



- We will touch all of these, in time
- Today, we begin with the hand-off from front-end to back-end


Capacitance: The Parallel Plate Model



$$C_{area} = \frac{\epsilon_{di}}{t_{di}} WL = c_a WL$$

CMOS Inverter Propagation Delay

Approach 1




$$t_{pHL} = \frac{C_L V_{swing}/2}{I_{av}}$$



$$\sim \frac{C_L}{k_n V_{DD}}$$

CMOS Inverter Propagation Delay

Approach 2



Propagation Delay



$$V_{out}(t) = V_{DD} e^{-t/R_{eqn} C_L} = V_{DD} / 2$$

$$e^{-t/R_{eqn} C_L} = \frac{1}{2}$$

$$t_{pHL} = \ln(2) R_{eqn} C_L = 0.69 R_{eqn} C_L$$

$$t_{pLH} = \ln(2) R_{eqp} C_L$$

$$t_p = \frac{1}{2} (t_{pHL} + t_{pLH})$$

Today's Lecture


- Wires in Integrated Circuits

→ • Wire-Length Estimation

Rent's Rule

- E. F. Rent 1960 (internal IBM memoranda)
- Relationship between no. of terminals and no. of cell in an IC
- $T = AC^p$
 - » T – no. of terminals or pins
 - » C – no. of cells or logic gates
 - » A – avg. no. of terminals per cell
 - » p – Rent's constant
- See document on Rent's Rule posted on web-page


Rent's Curves



Landman and Russo 1971

- Showed that p remains constant throughout hierarchy
 - » Performed a partition throughout all levels of hierarchy
 - » Assumed each partition was a new “block” with a new value of T and C
 - » Found average values of T and C (T_{avg} and C_{avg}) over the blocks in the same level of hierarchy
 - » Plotted the results to find p

Landman & Russo's Results



Donath's Method

$$T = AC^p$$



- W. E. Donath, TCAS 1979
- Donath assumes that Landman and Russo's (1971) result holds
 - » i.e. that Rent's Rule holds for each level of hierarchy with the same values of A, p
- Assumes that a hierarchy is imposed on the design such that each level contains 4 instances
- Assumes that cells are square and are placed in a larger square such that instances in the same level of hierarchy are placed close to each other
- Allows for estimation of wire length

Average Wire Length

$$L_{avg} = \begin{cases} d_{avg} \cdot \frac{2}{9} \left(7 \frac{C^{p-(1/2)} - 1}{4^{p-(1/2)} - 1} - \frac{1 - C^{p-(3/2)}}{1 - 4^{p-(3/2)}} \right) \cdot \frac{1 - 4^{p-1}}{1 - C^{p-1}} & \text{for } p \neq \frac{1}{2} \\ d_{avg} \cdot \frac{2}{9} \left(7 \log_4 C - \frac{1 - C^{p-(3/2)}}{1 - 4^{p-(3/2)}} \right) \cdot \frac{1 - 4^{p-1}}{1 - C^{p-1}} & \text{for } p = \frac{1}{2} \end{cases}$$

- One of Donath's results was an expression for average wire-length
- Notes
 - » d_{avg} = avg. cell dimension
 - » independent of A
 - » for $p > 1/2$, $\lim_{C \rightarrow \infty} L_{avg} = d_{avg} \cdot C^{p-(1/2)}$
 - » for most designs, $0.5 < p < 0.75$

Wire Length Histograms




H. Hua *PhD Dissertation*, NCSU, 2006

R. Zhang, *et al*, ISQED 2001

- Donath's method can also be applied to develop histograms of wire-length
- These histograms are similar to what occurs in well-designed circuits

Limitations of Wire-Load Estimation



- Over-estimated nets waste power and area
- Under-estimated nets cause unanticipated delays

- Source: Ho, Mai, & Horowitz 2001
- Wire-Load estimates are all we have during logic-design
- Back-annotation of wire parasitics are necessary to get an accurate idea of performance

Why do we care?

- Wire Load Models Aid Synthesis with Synopsys Design Compiler

```
wire_load(areaunder5K) {  
    capacitance:    0.000136  
    resistance:    0.000194  
    area:          0  
    fanout_length(1, ... )  
    ...  
    fanout_length(8, ... )  
    slope:         ...  
}  
wire_load(areaunder80K) {  
    ...  
}
```

Donath's method
can be used to
estimate wire lengths
for different
synthesized area

