

VLSI DESIGN

PROJECT

Name: Anushka Agrawal

Roll No: 2021102023

4x4 MULTIPLIER

NGSPICE:

The verification for subcircuits used for the construction of 4x4 Multiplier:

The ngspice netlist used for the verification of the subcircuits:

```
testinggates.sp
1  .include TSMC_180nm.txt
2  .include and.sub
3  .include or.sub
4  .include xor.sub
5  .include fadder.sub
6  ** Parameters **
7  .PARAM Lmin=180n
8  .PARAM Wmin=180n
9  .PARAM XX = 1
10 .PARAM tr=0.1p
11 .PARAM pvdd = 1
12 .temp 25
13 ** Input Voltages **
14 VDS vdd 0 dc='pvdd'
15 GRD gnd 0 dc=0
16
17 V1 in1 gnd pulse pvdd 0 0 100p 100p 10n 20n
18 V2 in2 gnd pulse pvdd 0 0 100p 100p 20n 40n
19 V3 in3 gnd pulse pvdd 0 0 100p 100p 40n 80n
20
21 ** Circuit Description **
22 * xand in1 in2 out vdd gnd and
23 * xor in1 in2 out vdd gnd or
24 * xxor in1 in2 out vdd gnd xor
25 xfadd in1 in2 in3 cout sum vdd gnd fadder
26
27 ** Analysis **
28 .tran 1p 80n
29
30 ** Plotting **
31 .control
32 run
33 * plot out in1+2 in2+4
34 plot cout sum+2 in1+4 in2+6 in3+8
35 .endc
36 .end
37
```

AND GATE:


The ngspice subcircuit for AND Gate:

```

and.sub
1  .subckt and inp1 inp2 out vdd gnd
2
3  Mp1 outn    inp1    vdd    vdd    CMOSP W={2*XX*Wmin} L={Lmin}
4  Mp2 outn    inp2    vdd    vdd    CMOSP W={2*XX*Wmin} L={Lmin}
5  Mn1 outn    inp1    nodez   gnd    CMOSN W={2*XX*Wmin} L={Lmin}
6  Mn2 nodez    inp2    gnd     gnd    CMOSN W={2*XX*Wmin} L={Lmin}
7
8  Mp3 out  outn  vdd    vdd    CMOSP W={2*XX*Wmin} L={Lmin}
9  Mn3 out  outn  gnd    gnd    CMOSN W={2*XX*Wmin} L={Lmin}
10
11  Cout out gnd 3f
12
13  .ends

```

The simulation results observed from this AND gate:



OR GATE:


The ngspice subcircuit for OR Gate:

```

or.sub
1  .subckt or in1 in2 out vdd gnd
2
3  MN1 n01 in1 gnd gnd CMOSN W={2*XX*Wmin} L={Lmin}
4  MN2 n01 in2 gnd gnd CMOSN W={2*XX*Wmin} L={Lmin}
5  MP1 n01 in1 n02 n02 CMOSP W={2*XX*Wmin} L={Lmin}
6  MP2 n02 in2 vdd vdd CMOSP W={2*XX*Wmin} L={Lmin}
7
8
9  MN3 out n01 gnd gnd CMOSN W={2*XX*Wmin} L={Lmin}
10 MP3 out n01 vdd vdd CMOSP W={2*XX*Wmin} L={Lmin}
11 .ends
12
13

```

The simulation results observed from this OR gate:




XOR GATE:

The ngspice subcircuit for XOR Gate:

```
xor.sub
1  .subckt not out in1 vdd gnd
2  MN1 out in1 gnd gnd CMOSN W={2*XX*Wmin} L={Lmin}
3  MP1 out in1 vdd vdd CMOSP W={2*XX*Wmin} L={Lmin}
4  .ends
5
6  .subckt twopmos n01 n02 in1 in2
7  MP1 n03 in1 n01 n01 CMOSP W={2*XX*Wmin} L={Lmin}
8  MP2 n02 in2 n03 n03 CMOSP W={2*XX*Wmin} L={Lmin}
9  .ends
10
11 .subckt twonmos n01 n02 in1 in2
12 MP1 n01 in1 n03 n03 CMOSN W={2*XX*Wmin} L={Lmin}
13 MP2 n03 in2 n02 n02 CMOSN W={2*XX*Wmin} L={Lmin}
14 .ends
15
16 .subckt xor in1 in2 out vdd gnd
17 xnot1 nn1 in1 vdd gnd not
18 xnot2 nn2 in2 vdd gnd not
19 xt看pmos1 vdd out nn1 in2 twopmos
20 xt看pmos2 vdd out in1 nn2 twopmos
21 xt看mos1 out gnd in1 in2 twonmos
22 xt看mos2 out gnd nn1 nn2 twonmos
23 .ends
```

The simulation results observed from this XOR gate:



FULL ADDER:


The ngspice subcircuit for Full Adder:

```

fadder.sub
1  .include xor.sub
2  .include and.sub
3  .include or.sub
4
5  .subckt halfadd in1 in2 cout sum vdd gnd
6
7  xxor in1 in2 sum vdd gnd xor
8  xand in1 in2 cout vdd gnd and
9
10 .ends
11
12 .subckt fadder in1 in2 cin cout sum vdd gnd
13
14 xhalfadder1 in1 in2 x y vdd gnd halfadd
15 xhalfadder2 cin y z sum vdd gnd halfadd
16 x_or x z cout vdd gnd or
17
18 .ends


```

The simulation results observed from this Full Adder:



4x4 MULTIPLIER

The above subcircuits were used to make the final 4x4 multiplier. We design the circuit of the multiplier in the following way:



The ngspice netlist for the above circuit diagram for 4x4 Multiplier:

```

4x4mul.sp
1  .INCLUDE TSMC_180nm.txt
2  .include and.sub
3  .include fadder.sub
4  .include xor.sub
5  .include or.sub
6
7  ****Parameters****
8  .PARAM Lmin=180n
9  .PARAM Wmin=180n
10 .PARAM XX = 1
11 .PARAM tr=10p
12 .PARAM pvdd = 1
13 .temp 25
14
15 VDS vdd 0 dc='pvdd'
16 GRD gnd 0 dc=0
17
18
19 VinA3 nodeA3 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
20 VinA2 nodeA2 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
21 VinA1 nodeA1 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
22 VinA0 nodeA0 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
23 VinB3 nodeB3 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
24 VinB2 nodeB2 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
25 VinB1 nodeB1 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
26 VinB0 nodeB0 gnd PWL ( {0*6000p} 0 {0*6000p+tr} 1 {0*6000p+3000p} 1 {0*6000p+3000p+tr} 0)
27

```


```

4x4mul.sp
28 Xand1 nodeB3 nodeA3 a1 vdd gnd and
29 Xand2 nodeB2 nodeA3 a2 vdd gnd and
30 Xand3 nodeB3 nodeA2 a3 vdd gnd and
31 Xand4 nodeB3 nodeA1 a4 vdd gnd and
32 Xand5 nodeB1 nodeA3 a5 vdd gnd and
33 Xand6 nodeB2 nodeA2 a6 vdd gnd and
34 Xand7 nodeB1 nodeA2 a7 vdd gnd and
35 Xand8 nodeB0 nodeA3 a8 vdd gnd and
36 Xand9 nodeB3 nodeA0 a9 vdd gnd and
37 Xand10 nodeB2 nodeA1 a10 vdd gnd and
38 Xand11 nodeB1 nodeA1 a11 vdd gnd and
39 Xand12 nodeB0 nodeA2 a12 vdd gnd and
40 Xand13 nodeB2 nodeA0 a13 vdd gnd and
41 Xand14 nodeB0 nodeA1 a14 vdd gnd and
42 Xand15 nodeB1 nodeA0 a15 vdd gnd and
43 Xand16 nodeB0 nodeA0 P0 vdd gnd and
44
45 Xfadd1 a7 a8 0 C_fa1 S_fa1 vdd gnd fadder
46 Xfadd2 a11 a12 0 C_fa2 S_fa2 vdd gnd fadder
47 Xfadd3 a14 a15 0 C_fa3 P1 vdd gnd fadder
48 Xfadd4 C_fa1 a5 a6 C_fa4 S_fa4 vdd gnd fadder
49 Xfadd5 a2 a3 C_fa4 C_fa5 S_fa5 vdd gnd fadder
50 Xfadd6 a10 C_fa2 S_fa1 C_fa6 S_fa6 vdd gnd fadder
51 Xfadd7 a13 S_fa2 C_fa3 C_fa7 P2 vdd gnd fadder
52 Xfadd8 a9 C_fa7 S_fa6 C_fa8 P3 vdd gnd fadder
53 Xfadd9 a4 S_fa4 C_fa6 C_fa9 S_fa9 vdd gnd fadder
54 Xfadd10 0 C_fa8 S_fa9 C_fa10 P4 vdd gnd fadder
55 Xfadd11 C_fa10 C_fa9 S_fa5 C_fa11 P5 vdd gnd fadder
56 Xfadd12 C_fa11 C_fa5 a1 C5 P6 vdd gnd fadder
57
58 .tran 0.1p {1*6000p}
59
60 .control
61 run
62 plot V(nodeA3) V(nodeA2)+2 V(nodeA1)+4 V(nodeA0)+6
63 plot V(nodeB3) V(nodeB2)+2 V(nodeB1)+4 V(nodeB0)+6
64 plot V(P0) V(P1)+2 V(P2)+4 V(P3)+6 V(P4)+8 V(P5)+10 V(P6)+12 V(C5)+14
65 .endc


```

We provide an input of $A = 1111$ and $B = 1111$, and we observe the following results:


The plot of Input A:



The plot of Input B:



The output plot:



We measure the worst-case propagation delay for some 50 sample inputs and printed it out in a text file named “delay_output.txt”. The worst propagation delay is observed between any one input bit and the most significant non-zero bit. This 4x4 multiplier is the cascade of multiple full adders. The delay appears in a signal where it passes through a gate. Therefore, the output that is obtained after the input bit has gone through most no. of gates will have the highest propagation delay.

The highest propagation delay observed for 25 sample inputs is: 2.84128E-09.

Now for the leakage power calculation, we give dc supply to all the inputs. We measure the power consumed by all the input sources (VinA3, VinA2, etc.) and the supply source (Vdd).

Power Consumption:-
$$P = VinA3 \cdot InA3 + VinA2 \cdot InA2 + VinA1 \cdot InA1 + VinA0 \cdot InA0 + VinB3 \cdot InB3 + VinB2 \cdot InB2 + VinB1 \cdot InB1 + VinB0 \cdot InB0 + Vdd \cdot Id$$

A python script named “main.py” has been written to print leakage power consumption for all the input combinations. These values of power Consumption are printed in a text file named “power_output.txt”. We can run the following command to get the leakage power:


“python3 main.py”

MAGIC:

The verification of the subcircuits used for making the 4x4 multiplier:

AND GATE:

The magic layout for AND gate:



The spice extracted from this layout:


```
Magic > ⚙ and.spice
1  .INCLUDE TSMC_180nm.txt
2  * SPICE3 file created from and.ext - technology: scmos
3  .option scale=0.09u
4  .PARAM pvdd = 1
5  .global gnd vdd
6
7  VDS vdd 0 dc='pvdd'
8  GRD gnd 0 dc=0
9
10 Vin1 in1 gnd pulse 0 1.8 0ns 1ns 1ns 10ns 20ns
11 Vin2 in2 gnd pulse 0 1.8 0ns 1ns 1ns 20ns 40ns
12
13 M1000 a_15_6# in2 a_15_n26# Gnd CMOSN w=4 l=2
14 + ad=28 pd=22 as=40 ps=28
15 M1001 a_15_6# in1 vdd w_0_0# CMOSN w=8 l=2
16 + ad=80 pd=36 as=152 ps=86
17 M1002 out a_15_6# gnd Gnd CMOSN w=4 l=2
18 + ad=20 pd=18 as=48 ps=40
19 M1003 out a_15_6# vdd w_0_0# CMOSN w=8 l=2
20 + ad=40 pd=26 as=0 ps=0
21 M1004 vdd in2 a_15_6# w_0_0# CMOSN w=8 l=2
22 + ad=0 pd=0 as=0 ps=0
23 M1005 a_15_n26# in1 gnd Gnd CMOSN w=4 l=2
24 + ad=0 pd=0 as=0 ps=0
```

```

Magic > ≡ and.spice
25  C0 out vdd 0.11fF
26  C1 gnd a_15_6# 0.08fF
27  C2 w_0_0# vdd 0.14fF
28  C3 in1 a_15_6# 0.03fF
29  C4 in1 vdd 0.02fF
30  C5 in2 a_15_6# 0.21fF
31  C6 out w_0_0# 0.03fF
32  C7 out gnd 0.08fF
33  C8 w_0_0# in1 0.06fF
34  C9 w_0_0# in2 0.06fF
35  C10 in1 in2 0.27fF
36  C11 a_15_6# vdd 0.05fF
37  C12 out a_15_6# 0.05fF
38  C13 w_0_0# a_15_6# 0.09fF
39  C14 gnd Gnd 0.23fF
40  C15 out Gnd 0.10fF
41  C16 vdd Gnd 0.13fF
42  C17 a_15_6# Gnd 0.32fF
43  C18 in2 Gnd 0.26fF
44  C19 in1 Gnd 0.23fF
45  C20 w_0_0# Gnd 1.12fF
46
47  .tran 0.1n 200n
48
49  .control
50  run
51  plot v(out) v(in1)+2 v(in2)+4
52  .endc
53
54  .end


```

The output from the above spice file:



OR GATE:

The magic layout for OR gate:



The spice extracted from this layout:

```

Magic > or.spice
1  .INCLUDE TSMC_180nm.txt
2  * SPICE3 file created from or.ext - technology: scmos
3
4  .option scale=0.09u
5  .PARAM pvdd = 1
6  .global gnd vdd
7
8  VDS vdd 0 dc='pvdd'
9  GRD gnd 0 dc=0
10
11 Vin1 in1 gnd pulse 0 1.8 0ns 1ns 1ns 10ns 20ns
12 Vin2 in2 gnd pulse 0 1.8 0ns 1ns 1ns 20ns 40ns|
13
14 M1000 gnd in2 a_15_n26# Gnd CMOSN w=4 l=2
15 + ad=76 pd=62 as=40 ps=28
16 M1001 a_15_6# in1 vdd w_0_0# CMOSP w=8 l=2
17 + ad=80 pd=36 as=96 ps=56
18 M1002 out a_15_n26# gnd Gnd CMOSN w=4 l=2
19 + ad=20 pd=18 as=0 ps=0
20 M1003 out a_15_n26# vdd w_0_0# CMOSP w=8 l=2
21 + ad=40 pd=26 as=0 ps=0
22 M1004 a_15_n26# in2 a_15_6# w_0_0# CMOSP w=8 l=2
23 + ad=56 pd=30 as=0 ps=0
24 M1005 a_15_n26# in1 gnd Gnd CMOSN w=4 l=2
25 + ad=0 pd=0 as=0 ps=0


```

```

Magic > or.spice
26 C0 a_15_n26# w_0_0# 0.10fF
27 C1 in1 vdd 0.02fF
28 C2 in2 a_15_n26# 0.21fF
29 C3 vdd w_0_0# 0.11fF
30 C4 a_15_n26# vdd 0.11fF
31 C5 out gnd 0.08fF
32 C6 w_0_0# out 0.03fF
33 C7 a_15_n26# out 0.05fF
34 C8 in1 w_0_0# 0.06fF
35 C9 in1 in2 0.27fF
36 C10 a_15_n26# gnd 0.10fF
37 C11 vdd out 0.11fF
38 C12 in2 w_0_0# 0.06fF
39 C13 gnd Gnd 0.24fF
40 C14 out Gnd 0.10fF
41 C15 vdd Gnd 0.13fF
42 C16 a_15_n26# Gnd 0.32fF
43 C17 in2 Gnd 0.26fF
44 C18 in1 Gnd 0.23fF
45 C19 w_0_0# Gnd 1.12fF
46
47 .tran 0.1n 200n
48
49 .control
50 run
51 plot v(out) v(in1)+2 v(in2)+4
52 .endc
53
54 .end


```

The output from the above spice file:



XOR GATE:

The magic layout for XOR gate:



The spice extracted from this layout:


```
Magic > ✖ xor.spice
1  .INCLUDE TSMC_180nm.txt
2  * SPICE3 file created from xor.ext - technology: scmos
3  .option scale=0.09u
4  .PARAM pvdd = 1
5  .global gnd vdd
6
7  VDS vdd 0 dc='pvdd'
8  GRD gnd 0 dc=0
9
10 Vin1 in1 gnd pulse 0 1.8 0ns 1ns 1ns 10ns 20ns
11 Vin2 in2 gnd pulse 0 1.8 0ns 1ns 1ns 20ns 40ns
12
13 M1000 a_15_n62# in2 vdd w_2_n50# CMOSP w=8 l=2
14 + ad=40 pd=26 as=176 ps=108
15 M1001 gnd a_15_n12# a_66_n62# Gnd CMOSN w=4 l=2
16 + ad=88 pd=76 as=32 ps=24
17 M1002 a_46_6# a_15_n12# vdd w_32_0# CMOSP w=8 l=2
18 + ad=64 pd=32 as=0 ps=0
19 M1003 a_15_n12# in1 vdd w_2_0# CMOSP w=8 l=2
20 + ad=40 pd=26 as=0 ps=0
21 M1004 a_15_n12# in1 gnd Gnd CMOSN w=4 l=2
22 + ad=20 pd=18 as=0 ps=0
23 M1005 a_66_n62# a_15_n62# out Gnd CMOSN w=4 l=2
24 + ad=0 pd=0 as=32 ps=24
25 M1006 vdd a_15_n62# a_66_6# w_32_0# CMOSP w=8 l=2
26 + ad=0 pd=0 as=64 ps=32
27 M1007 out in1 a_46_n62# Gnd CMOSN w=4 l=2
28 + ad=0 pd=0 as=32 ps=24
29 M1008 a_46_n62# in2 gnd Gnd CMOSN w=4 l=2
30 + ad=0 pd=0 as=0 ps=0
31 M1009 a_15_n62# in2 gnd Gnd CMOSN w=4 l=2
32 + ad=20 pd=18 as=0 ps=0
33 M1010 a_66_6# in1 out w_32_0# CMOSP w=8 l=2
34 + ad=0 pd=0 as=64 ps=32
35 M1011 out in2 a_46_6# w_32_0# CMOSP w=8 l=2
36 + ad=0 pd=0 as=0 ps=0
```

Magic > xor.spice

```
37 C0 a_15_n12# gnd 0.08fF
38 C1 w_2_0# a_15_n12# 0.03fF
39 C2 vdd out 0.03fF
40 C3 a_15_n62# out 0.08fF
41 C4 in1 gnd 0.21fF
42 C5 w_2_0# in1 0.06fF
43 C6 w_32_0# a_15_n12# 0.19fF
44 C7 in2 gnd 0.76fF
45 C8 w_32_0# in1 0.06fF
46 C9 vdd gnd 0.23fF
47 C10 a_15_n62# gnd 0.31fF
48 C11 w_2_0# vdd 0.05fF
49 C12 w_32_0# in2 0.06fF
50 C13 w_32_0# vdd 0.11fF
51 C14 a_15_n12# in1 0.06fF
52 C15 w_2_n50# in2 0.06fF
53 C16 w_32_0# a_15_n62# 0.06fF
54 C17 out gnd 0.04fF
55 C18 w_2_n50# vdd 0.05fF
56 C19 w_2_n50# a_15_n62# 0.03fF
57 C20 a_15_n12# in2 0.02fF
58 C21 a_15_n12# vdd 0.74fF
59 C22 w_32_0# out 0.02fF
60 C23 a_15_n12# a_15_n62# 0.02fF
61 C24 in1 in2 0.11fF
62 C25 in1 vdd 0.30fF
63 C26 a_15_n12# out 0.08fF
64 C27 in2 vdd 0.02fF
65 C28 in2 a_15_n62# 0.36fF
66 C29 in1 out 0.12fF
67 C30 a_15_n62# vdd 0.11fF
68 C31 gnd Gnd 0.64fF
69 C32 out Gnd 0.23fF
70 C33 vdd Gnd 0.17fF
71 C34 a_15_n62# Gnd 0.26fF
72 C35 in2 Gnd 0.39fF
73 C36 in1 Gnd 1.62fF
74 C37 a_15_n12# Gnd 0.17fF
```


```
75 C38 w_2_n50# Gnd 0.48fF
76 C39 w_32_0# Gnd 1.12fF
77 C40 w_2_0# Gnd 0.48fF
78
79 .tran 0.1n 200n
80
81 .control
82 run
83 plot v(out) v(in1)+2 v(in2)+4
84 .endc
85
86 .end
87
```

The output from the above spice file:



HALF ADDER:

The magic layout for half adder:



The spice extracted from this layout:


```

Magic > hadd(copy).spice
1  .INCLUDE TSMC_180nm.txt
2  * SPICE3 file created from hadd.ext - technology: scmos
3  .option scale=0.09u
4  .PARAM pvdd = 1
5  .global gnd vdd
6
7  VDS vdd 0 dc='pvdd'
8  GRD gnd 0 dc=0
9
10 Vin1 input1 gnd pulse 0 1 0ns 1ns 1ns 10ns 20ns
11 Vin2 input2 gnd pulse 0 1 0ns 1ns 1ns 20ns 40ns
12
13 M1000 and_0/a_15_6# input2 and_0/a_15_n26# Gnd CMOSN w=4 l=2
14 + ad=28 pd=22 as=40 ps=28
15 M1001 and_0/a_15_6# input1 vdd and_0/w_0_0# CMOSP w=8 l=2
16 + ad=80 pd=36 as=328 ps=194
17 M1002 cout and_0/a_15_6# gnd Gnd CMOSN w=4 l=2
18 + ad=20 pd=18 as=136 ps=116
19 M1003 cout and_0/a_15_6# vdd and_0/w_0_0# CMOSP w=8 l=2
20 + ad=40 pd=26 as=0 ps=0
21 M1004 vdd input2 and_0/a_15_6# and_0/w_0_0# CMOSP w=8 l=2
22 + ad=0 pd=0 as=0 ps=0
23 M1005 and_0/a_15_n26# input1 gnd Gnd CMOSN w=4 l=2
24 + ad=0 pd=0 as=0 ps=0
25 M1006 xor_0/a_15_n62# input1 vdd xor_0/w_2_n50# CMOSP w=8 l=2
26 + ad=40 pd=26 as=0 ps=0
27 M1007 gnd xor_0/a_15_n12# xor_0/a_66_n62# Gnd CMOSN w=4 l=2
28 + ad=0 pd=0 as=32 ps=24
29 M1008 xor_0/a_46_6# xor_0/a_15_n12# vdd xor_0/w_32_0# CMOSP w=8 l=2
30 + ad=64 pd=32 as=0 ps=0
31 M1009 xor_0/a_15_n12# input2 vdd xor_0/w_2_0# CMOSP w=8 l=2
32 + ad=40 pd=26 as=0 ps=0
33 M1010 xor_0/a_15_n12# input2 gnd Gnd CMOSN w=4 l=2
34 + ad=20 pd=18 as=0 ps=0
35 M1011 xor_0/a_66_n62# xor_0/a_15_n62# sum Gnd CMOSN w=4 l=2
36 + ad=0 pd=0 as=32 ps=24
37 M1012 vdd xor_0/a_15_n62# xor_0/a_66_6# xor_0/w_32_0# CMOSP w=8 l=2
38 + ad=0 pd=0 as=64 ps=32

```

```

Magic > hadd(copy).spice
39 M1013 sum input2 xor_0/a_46_n62# Gnd CMOSN w=4 l=2
40 + ad=0 pd=0 as=32 ps=24
41 M1014 xor_0/a_46_n62# input1 gnd Gnd CMOSN w=4 l=2
42 + ad=0 pd=0 as=0 ps=0
43 M1015 xor_0/a_15_n62# input1 gnd Gnd CMOSN w=4 l=2
44 + ad=20 pd=18 as=0 ps=0
45 M1016 xor_0/a_66_6# input2 sum xor_0/w_32_0# CMOSP w=8 l=2
46 + ad=0 pd=0 as=64 ps=32
47 M1017 sum input1 xor_0/a_46_6# xor_0/w_32_0# CMOSP w=8 l=2
48 + ad=0 pd=0 as=0 ps=0
49 C0 gnd xor_0/a_15_n12# 0.08fF
50 C1 cout vdd 0.11fF
51 C2 gnd vdd 0.47fF
52 C3 input2 and_0/a_15_6# 0.21fF
53 C4 gnd sum 0.04fF
54 C5 cout and_0/w_0_0# 0.03fF
55 C6 gnd input1 0.85fF
56 C7 gnd xor_0/a_15_n62# 0.31fF
57 C8 input2 xor_0/a_15_n12# 0.06fF
58 C9 and_0/a_15_6# vdd 0.05fF
59 C10 input2 vdd 0.39fF
60 C11 input2 sum 0.12fF
61 C12 and_0/a_15_6# input1 0.03fF
62 C13 and_0/a_15_6# and_0/w_0_0# 0.09fF
63 C14 xor_0/a_15_n12# vdd 0.74fF
64 C15 input2 input1 1.14fF
65 C16 input2 and_0/w_0_0# 0.06fF
66 C17 xor_0/a_15_n12# sum 0.08fF
67 C18 sum vdd 0.03fF
68 C19 xor_0/a_15_n12# input1 0.02fF
69 C20 input2 xor_0/w_32_0# 0.06fF
70 C21 xor_0/a_15_n12# xor_0/a_15_n62# 0.02fF
71 C22 vdd input1 0.20fF
72 C23 and_0/w_0_0# vdd 0.14fF
73 C24 xor_0/a_15_n62# vdd 0.11fF
74 C25 xor_0/a_15_n12# xor_0/w_32_0# 0.19fF
75 C26 input2 xor_0/w_2_0# 0.06fF
76 C27 sum xor_0/a_15_n62# 0.08fF


```

```

Magic > hadd(copy).spice
77 C28 and_0/w_0_0# input1 0.06fF
78 C29 xor_0/w_32_0# vdd 0.11fF
79 C30 xor_0/a_15_n62# input1 0.36fF
80 C31 xor_0/a_15_n12# xor_0/w_2_0# 0.03fF
81 C32 sum xor_0/w_32_0# 0.02fF
82 C33 gnd cout 0.08fF
83 C34 xor_0/w_32_0# input1 0.06fF
84 C35 xor_0/w_2_0# vdd 0.05fF
85 C36 xor_0/w_2_n50# vdd 0.05fF
86 C37 xor_0/a_15_n62# xor_0/w_32_0# 0.06fF
87 C38 xor_0/w_2_n50# input1 0.06fF
88 C39 cout and_0/a_15_6# 0.05fF
89 C40 gnd and_0/a_15_6# 0.08fF
90 C41 xor_0/a_15_n62# xor_0/w_2_n50# 0.03fF
91 C42 gnd input2 0.29fF
92 C43 gnd Gnd 1.31fF
93 C44 sum Gnd 0.30fF
94 C45 vdd Gnd 0.02fF
95 C46 xor_0/a_15_n62# Gnd 0.26fF
96 C47 input1 Gnd 0.66fF
97 C48 input2 Gnd 2.42fF
98 C49 xor_0/a_15_n12# Gnd 0.17fF
99 C50 xor_0/w_2_n50# Gnd 0.48fF
100 C51 xor_0/w_32_0# Gnd 1.12fF
101 C52 xor_0/w_2_0# Gnd 0.48fF
102 C53 cout Gnd 0.23fF
103 C54 and_0/a_15_6# Gnd 0.32fF
104 C55 and_0/w_0_0# Gnd 1.12fF
105
106 .tran 0.1n 200n
107
108 .control
109 run
110 plot v(cout) v(sum)+2 v(input1)+4 v(input2)+8
111 .endc
112
113 .end


```

The output from the above spice file:



FULL ADDER:

The magic layout for full adder:



The spice extracted from this layout:

```
Magic > fadd.spice
1 .INCLUDE TSMC_180nm.txt
2 * SPICE3 file created from fadd.ext - technology: scmos
3 .option scale=0.09u
4 .PARAM pvdd = 1
5 .global gnd vdd
6
7 VDS vdd 0 dc='pvdd'
8 GRD gnd 0 dc=0
9 Vin1 in1 gnd pulse 0 1.8 0ns 1ns 1ns 10ns 20ns
10 Vin2 in2 gnd pulse 0 1.8 0ns 1ns 1ns 20ns 40ns
11 Vin3 in3 gnd pulse 0 1.8 0ns 1ns 1ns 40ns 80ns
12
13 M1000 hadd_0/and_0/a_15_6# in2 hadd_0/and_0/a_15_n26# Gnd CMOSN w=4 l=2
14 + ad=28 pd=22 as=40 ps=28
15 M1001 hadd_0/and_0/a_15_6# in1 vdd hadd_0/and_0/w_0_0# CMOSP w=8 l=2
16 + ad=80 pd=36 as=752 ps=444
17 M1002 or_0/in1 hadd_0/and_0/a_15_6# gnd Gnd CMOSN w=4 l=2
18 + ad=20 pd=18 as=348 ps=294
19 M1003 or_0/in1 hadd_0/and_0/a_15_6# vdd hadd_0/and_0/w_0_0# CMOSP w=8 l=2
20 + ad=40 pd=26 as=0 ps=0
21 M1004 vdd in2 hadd_0/and_0/a_15_6# hadd_0/and_0/w_0_0# CMOSP w=8 l=2
22 + ad=0 pd=0 as=0 ps=0
23 M1005 hadd_0/and_0/a_15_n26# in1 gnd Gnd CMOSN w=4 l=2
24 + ad=0 pd=0 as=0 ps=0
25 M1006 hadd_0/xor_0/a_15_n62# in1 vdd hadd_0/xor_0/w_2_0# CMOSP w=8 l=2
26 + ad=40 pd=26 as=0 ps=0
27 M1007 gnd hadd_0/xor_0/a_15_n12# hadd_0/xor_0/a_66_n62# Gnd CMOSN w=4 l=2
28 + ad=0 pd=0 as=32 ps=24
29 M1008 hadd_0/xor_0/a_46_6# hadd_0/xor_0/a_15_n12# vdd hadd_0/xor_0/w_32_0# CMOSP w=8 l=2
30 + ad=64 pd=32 as=0 ps=0
31 M1009 hadd_0/xor_0/a_15_n12# in2 vdd hadd_0/xor_0/w_2_0# CMOSP w=8 l=2
32 + ad=40 pd=26 as=0 ps=0
33 M1010 hadd_0/xor_0/a_15_n12# in2 gnd Gnd CMOSN w=4 l=2
34 + ad=20 pd=18 as=0 ps=0
35 M1011 hadd_0/xor_0/a_66_n62# hadd_0/xor_0/a_15_n62# hadd_0/sum Gnd CMOSN w=4 l=2
36 + ad=0 pd=0 as=32 ps=24
37 M1012 vdd hadd_0/xor_0/a_15_n62# hadd_0/xor_0/a_66_6# hadd_0/xor_0/w_32_0# CMOSP w=8 l=2
38 + ad=0 pd=0 as=64 ps=32
```

Magic > fadd.spice

```
39 M1013 hadd_0/sum in2 hadd_0/xor_0/a_46_n62# Gnd CMOSN w=4 l=2
40 + ad=0 pd=0 as=32 ps=24
41 M1014 hadd_0/xor_0/a_46_n62# in1 gnd Gnd CMOSN w=4 l=2
42 + ad=0 pd=0 as=0 ps=0
43 M1015 hadd_0/xor_0/a_15_n62# in1 gnd Gnd CMOSN w=4 l=2
44 + ad=20 pd=18 as=0 ps=0
45 M1016 hadd_0/xor_0/a_66_6# in2 hadd_0/sum hadd_0/xor_0/w_32_0# CMOSP w=8 l=2
46 + ad=0 pd=0 as=64 ps=32
47 M1017 hadd_0/sum in1 hadd_0/xor_0/a_46_6# hadd_0/xor_0/w_32_0# CMOSP w=8 l=2
48 + ad=0 pd=0 as=0 ps=0
49 M1018 hadd_1/and_0/a_15_6# in3 hadd_1/and_0/a_15_n26# Gnd CMOSN w=4 l=2
50 + ad=28 pd=22 as=40 ps=28
51 M1019 hadd_1/and_0/a_15_6# hadd_0/sum vdd hadd_1/and_0/w_0_0# CMOSP w=8 l=2
52 + ad=80 pd=36 as=0 ps=0
53 M1020 or_0/in2 hadd_1/and_0/a_15_6# gnd Gnd CMOSN w=4 l=2
54 + ad=20 pd=18 as=0 ps=0
55 M1021 or_0/in2 hadd_1/and_0/a_15_6# vdd hadd_1/and_0/w_0_0# CMOSP w=8 l=2
56 + ad=40 pd=26 as=0 ps=0
57 M1022 vdd in3 hadd_1/and_0/a_15_6# hadd_1/and_0/w_0_0# CMOSP w=8 l=2
58 + ad=0 pd=0 as=0 ps=0
59 M1023 hadd_1/and_0/a_15_n26# hadd_0/sum gnd Gnd CMOSN w=4 l=2
60 + ad=0 pd=0 as=0 ps=0
61 M1024 hadd_1/xor_0/a_15_n62# hadd_0/sum vdd hadd_1/xor_0/w_2_n50# CMOSP w=8 l=2
62 + ad=40 pd=26 as=0 ps=0
63 M1025 gnd hadd_1/xor_0/a_15_n12# hadd_1/xor_0/a_66_n62# Gnd CMOSN w=4 l=2
64 + ad=0 pd=0 as=32 ps=24
65 M1026 hadd_1/xor_0/a_46_6# hadd_1/xor_0/a_15_n12# vdd hadd_1/xor_0/w_32_0# CMOSP w=8 l=2
66 + ad=64 pd=32 as=0 ps=0
67 M1027 hadd_1/xor_0/a_15_n12# in3 vdd hadd_1/xor_0/w_2_0# CMOSP w=8 l=2
68 + ad=40 pd=26 as=0 ps=0
69 M1028 hadd_1/xor_0/a_15_n12# in3 gnd Gnd CMOSN w=4 l=2
70 + ad=20 pd=18 as=0 ps=0
71 M1029 hadd_1/xor_0/a_66_n62# hadd_1/xor_0/a_15_n62# sum Gnd CMOSN w=4 l=2
72 + ad=0 pd=0 as=32 ps=24
73 M1030 vdd hadd_1/xor_0/a_15_n62# hadd_1/xor_0/a_66_6# hadd_1/xor_0/w_32_0# CMOSP w=8 l=2
74 + ad=0 pd=0 as=64 ps=32
75 M1031 sum in3 hadd_1/xor_0/a_46_n62# Gnd CMOSN w=4 l=2
76 + ad=0 pd=0 as=32 ps=24
```

Magic > fadd.spice

```
77 M1032 hadd_1/xor_0/a_46_n62# hadd_0/sum gnd Gnd CMOSN w=4 l=2
78 + ad=0 pd=0 as=0 ps=0
79 M1033 hadd_1/xor_0/a_15_n62# hadd_0/sum gnd Gnd CMOSN w=4 l=2
80 + ad=20 pd=18 as=0 ps=0
81 M1034 hadd_1/xor_0/a_66_6# in3 sum hadd_1/xor_0/w_32_0# CMOSP w=8 l=2
82 + ad=0 pd=0 as=64 ps=32
83 M1035 sum hadd_0/sum hadd_1/xor_0/a_46_6# hadd_1/xor_0/w_32_0# CMOSP w=8 l=2
84 + ad=0 pd=0 as=0 ps=0
85 M1036 gnd or_0/in2 or_0/a_15_n26# Gnd CMOSN w=4 l=2
86 + ad=0 pd=0 as=40 ps=28
87 M1037 or_0/a_15_6# or_0/in1 vdd or_0/w_0_0# CMOSP w=8 l=2
88 + ad=80 pd=36 as=0 ps=0
89 M1038 cout or_0/a_15_n26# gnd Gnd CMOSN w=4 l=2
90 + ad=20 pd=18 as=0 ps=0
91 M1039 cout or_0/a_15_n26# vdd or_0/w_0_0# CMOSP w=8 l=2
92 + ad=40 pd=26 as=0 ps=0
93 M1040 or_0/a_15_n26# or_0/in2 or_0/a_15_6# or_0/w_0_0# CMOSP w=8 l=2
94 + ad=56 pd=30 as=0 ps=0
95 M1041 or_0/a_15_n26# or_0/in1 gnd Gnd CMOSN w=4 l=2
96 + ad=0 pd=0 as=0 ps=0
97 C0 hadd_0/xor_0/a_15_n62# hadd_0/xor_0/w_2_n50# 0.03fF
98 C1 in1 hadd_0/xor_0/a_15_n12# 0.02fF
99 C2 in3 hadd_1/and_0/w_0_0# 0.06fF
100 C3 or_0/in2 hadd_1/and_0/a_15_6# 0.05fF
101 C4 vdd hadd_0/sum 0.22fF
102 C5 sum gnd 0.13fF
103 C6 hadd_1/xor_0/a_15_n12# hadd_1/xor_0/w_32_0# 0.19fF
104 C7 or_0/in2 or_0/w_0_0# 0.06fF
105 C8 sum hadd_1/xor_0/a_15_n12# 0.08fF
106 C9 hadd_0/and_0/a_15_6# hadd_0/and_0/w_0_0# 0.09fF
107 C10 in1 hadd_0/and_0/w_0_0# 0.06fF
108 C11 hadd_0/sum hadd_1/and_0/a_15_6# 0.03fF
109 C12 hadd_0/xor_0/a_15_n62# hadd_0/xor_0/w_32_0# 0.06fF
110 C13 in2 hadd_0/xor_0/a_15_n12# 0.06fF
111 C14 in1 hadd_0/xor_0/w_2_n50# 0.06fF
112 C15 gnd hadd_0/xor_0/a_15_n62# 0.31fF
113 C16 vdd hadd_1/and_0/a_15_6# 0.05fF
114 C17 or_0/a_15_n26# gnd 0.10fF
```

Magic > fadd.spice

```
115 C18 or_0/in1 hadd_0/and_0/a_15_6# 0.05fF
116 C19 in3 hadd_1/xor_0/w_2_0# 0.06fF
117 C20 vdd or_0/w_0_0# 0.11fF
118 C21 or_0/in2 sum 0.09fF
119 C22 in2 hadd_0/and_0/w_0_0# 0.06fF
120 C23 in1 hadd_0/xor_0/w_32_0# 0.06fF
121 C24 gnd hadd_0/and_0/a_15_6# 0.08fF
122 C25 gnd in1 0.85fF
123 C26 or_0/in2 hadd_1/and_0/w_0_0# 0.03fF
124 C27 hadd_1/xor_0/w_32_0# hadd_0/sum 0.06fF
125 C28 hadd_1/xor_0/a_15_n12# hadd_1/xor_0/w_2_0# 0.03fF
126 C29 or_0/in2 or_0/a_15_n26# 0.21fF
127 C30 vdd hadd_1/xor_0/w_32_0# 0.11fF
128 C31 vdd sum 0.03fF
129 C32 hadd_0/sum hadd_1/and_0/w_0_0# 0.06fF
130 C33 in2 hadd_0/xor_0/w_32_0# 0.06fF
131 C34 hadd_0/sum hadd_0/xor_0/a_15_n62# 0.08fF
132 C35 gnd in2 0.29fF
133 C36 vdd hadd_1/and_0/w_0_0# 0.14fF
134 C37 vdd hadd_0/xor_0/a_15_n62# 0.11fF
135 C38 hadd_1/xor_0/a_15_n62# gnd 0.31fF
136 C39 vdd or_0/a_15_n26# 0.11fF
137 C40 cout gnd 0.08fF
138 C41 hadd_1/xor_0/a_15_n62# hadd_1/xor_0/a_15_n12# 0.02fF
139 C42 hadd_1/and_0/a_15_6# hadd_1/and_0/w_0_0# 0.09fF
140 C43 in2 hadd_0/xor_0/w_2_0# 0.06fF
141 C44 hadd_0/xor_0/a_15_n12# hadd_0/xor_0/w_32_0# 0.19fF
142 C45 gnd hadd_0/xor_0/a_15_n12# 0.08fF
143 C46 vdd hadd_0/and_0/a_15_6# 0.05fF
144 C47 or_0/in1 hadd_0/and_0/w_0_0# 0.03fF
145 C48 vdd in1 0.20fF
146 C49 or_0/w_0_0# or_0/a_15_n26# 0.10fF
147 C50 vdd hadd_1/xor_0/w_2_0# 0.05fF
148 C51 sum hadd_1/xor_0/w_32_0# 0.02fF
149 C52 hadd_1/xor_0/a_15_n62# hadd_1/xor_0/w_2_n50# 0.03fF
150 C53 hadd_0/xor_0/a_15_n12# hadd_0/xor_0/w_2_0# 0.03fF
151 C54 hadd_0/sum in2 0.12fF
152 C55 vdd in2 0.39fF
```

Magic > fadd.spice


```
153 C56 hadd_1/xor_0/a_15_n62# hadd_0/sum 0.36fF
154 C57 in3 gnd 0.38fF
155 C58 in3 hadd_1/xor_0/a_15_n12# 0.06fF
156 C59 or_0/in1 gnd 0.08fF
157 C60 vdd hadd_1/xor_0/a_15_n62# 0.11fF
158 C61 vdd cout 0.11fF
159 C62 hadd_0/sum hadd_0/xor_0/a_15_n12# 0.08fF
160 C63 vdd hadd_0/xor_0/a_15_n12# 0.74fF
161 C64 hadd_1/xor_0/a_15_n12# gnd 0.08fF
162 C65 cout or_0/w_0_0# 0.03fF
163 C66 or_0/in2 or_0/in1 0.31fF
164 C67 hadd_0/xor_0/a_15_n62# in1 0.36fF
165 C68 vdd hadd_0/and_0/w_0_0# 0.14fF
166 C69 vdd hadd_0/xor_0/w_2_n50# 0.05fF
167 C70 in3 hadd_0/sum 1.14fF
168 C71 or_0/in2 gnd 0.17fF
169 C72 or_0/in1 hadd_0/sum 0.09fF
170 C73 hadd_1/xor_0/a_15_n62# hadd_1/xor_0/w_32_0# 0.06fF
171 C74 vdd in3 0.39fF
172 C75 sum hadd_1/xor_0/a_15_n62# 0.08fF
173 C76 vdd or_0/in1 0.30fF
174 C77 in1 hadd_0/and_0/a_15_6# 0.03fF
175 C78 hadd_0/sum hadd_0/xor_0/w_32_0# 0.02fF
176 C79 in3 hadd_1/and_0/a_15_6# 0.21fF
177 C80 gnd hadd_0/sum 0.89fF
178 C81 vdd hadd_0/xor_0/w_32_0# 0.11fF
179 C82 hadd_1/xor_0/a_15_n12# hadd_0/sum 0.02fF
180 C83 vdd gnd 0.94fF
181 C84 vdd hadd_1/xor_0/a_15_n12# 0.76fF
182 C85 or_0/in1 or_0/w_0_0# 0.08fF
183 C86 cout or_0/a_15_n26# 0.05fF
184 C87 in2 hadd_0/and_0/a_15_6# 0.21fF
185 C88 gnd hadd_1/and_0/a_15_6# 0.08fF
186 C89 hadd_0/xor_0/a_15_n62# hadd_0/xor_0/a_15_n12# 0.02fF
187 C90 in1 in2 1.14fF
188 C91 vdd hadd_0/xor_0/w_2_0# 0.05fF
189 C92 hadd_1/xor_0/w_2_n50# hadd_0/sum 0.06fF
190 C93 in3 hadd_1/xor_0/w_32_0# 0.06fF
```

```

Magic > fadd.spice
191 C94 vdd hadd_1/xor_0/w_2_n50# 0.05fF
192 C95 sum in3 0.12fF
193 C96 or_0/in2 vdd 0.11fF
194 C97 cout Gnd 0.35fF
195 C98 vdd Gnd 1.96fF
196 C99 or_0/a_15_n26# Gnd 0.32fF
197 C100 or_0/in2 Gnd 0.73fF
198 C101 or_0/in1 Gnd 0.70fF
199 C102 or_0/w_0_# Gnd 1.12fF
200 C103 sum Gnd 0.61fF
201 C104 hadd_1/xor_0/a_15_n62# Gnd 0.26fF
202 C105 in3 Gnd 2.45fF
203 C106 hadd_1/xor_0/a_15_n12# Gnd 0.17fF
204 C107 hadd_1/xor_0/w_2_n50# Gnd 0.48fF
205 C108 hadd_1/xor_0/w_32_0# Gnd 1.12fF
206 C109 hadd_1/xor_0/w_2_0# Gnd 0.48fF
207 C110 hadd_1/and_0/a_15_6# Gnd 0.32fF
208 C111 hadd_1/and_0/w_0_# Gnd 1.12fF
209 C112 gnd Gnd 3.79fF
210 C113 hadd_0/sum Gnd 1.31fF
211 C114 hadd_0/xor_0/a_15_n62# Gnd 0.26fF
212 C115 in1 Gnd 0.91fF
213 C116 in2 Gnd 2.60fF
214 C117 hadd_0/xor_0/a_15_n12# Gnd 0.17fF
215 C118 hadd_0/xor_0/w_2_n50# Gnd 0.48fF
216 C119 hadd_0/xor_0/w_32_0# Gnd 1.12fF
217 C120 hadd_0/xor_0/w_2_0# Gnd 0.48fF
218 C121 hadd_0/and_0/a_15_6# Gnd 0.32fF
219 C122 hadd_0/and_0/w_0_# Gnd 1.12fF
220
221 .tran 0.1n 200n
222
223 .control
224 run
225 plot v(sum) v(cout)+2 v(in1)+4 v(in2)+6 v(in3)+8
226 .endc
227


```

The output from the above spice file:




4x4 MULTIPLIER:

The magic layout for 4x4 multiplier:




The stimulation results from the above spice file:

The input waveform:



The output waveform:



We observe from the waveform that the propagation delays and power leakages have hugely increased in the layout as compared to the circuit simulation generated using ngspice netlist.

We measure the power consumption in similar way as we need in case of ngspice netlist. We provide a dc input to the circuit for measuring leakage power. The power consumption for each input combination is printed in a text file named “power_output_magic.txt”. We write a python script to change the inputs in the spice file so that power consumption for all the input combinations is printed. We see that the power consumption has significantly increased from some 10nW to 10mW.

We also find the propagation delay for some 25 sample input and print them on a text file named “delay_output_magic.txt”. The propagation delay also increases from some 3-4ns to 30-40ns. In case of magic layout we get the worst case delay as: 3.98514E-08

VERILOG:

The Verilog code to test the working of our 4x4 multiplier circuit:

MULTIPLIER MODULE:


```

1  `timescale 1ns/10ps
2  module f_add(a, b, cin, cout, sum);
3      input a,b,cin;
4      output sum,cout;
5      wire x, y, z;
6
7      h_add h1(.a(a),.b(b),.s(x),.c(y));
8      h_add h2(.a(x),.b(cin),.s(sum),.c(z));
9      or o1(cout,y,z);
10 endmodule
11
12 module h_add(a, b, c, s);
13     input a,b;
14     output s,c;
15
16     xor x1(s,a,b);
17     and a1(c,a,b);
18 endmodule
19

```

```

20 module multiplier(p, a, b);
21     input [3:0] a, b;
22     output [7:0] p;
23     wire a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11, a12, a13, a14, a15, a16;
24     wire sum1, sum2, sum3, sum4, sum5, sum6, sum7, sum8, sum9, sum10, sum11, sum12;
25     wire c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12;
26
27     and and1(a1, a[3], b[3]);
28     and and2(a2, a[3], b[2]);
29     and and3(a3, a[2], b[3]);
30     and and4(a4, a[1], b[3]);
31     and and5(a5, a[3], b[1]);
32     and and6(a6, a[2], b[2]);
33     and and7(a7, a[2], b[1]);
34     and and8(a8, a[3], b[0]);
35     and and9(a9, a[0], b[3]);
36     and and10(a10, a[1], b[2]);
37     and and11(a11, a[1], b[1]);
38     and and12(a12, a[2], b[0]);
39     and and13(a13, a[0], b[2]);
40     and and14(a14, a[1], b[0]);
41     and and15(a15, a[0], b[1]);
42     and and16(a16, a[0], b[0]);
43
44     h_add h1(a7, a8, c1, sum1);
45     h_add h2(a11, a12, c2, sum2);
46     h_add h3(a14, a15, c3, sum3);
47     f_add f4(c1, a5, a6, c4, sum4);
48     f_add f5(a2, a3, c4, c5, sum5);
49     f_add f6(a10, c2, sum1, c6, sum6);
50     f_add f7(a13, sum2, c3, c7, sum7);
51     f_add f8(a9, c7, sum6, c8, sum8);
52     f_add f9(a4, sum4, c6, c9, sum9);
53     h_add h10(c8, sum9, c10, sum10);
54     f_add f11(c10, c9, sum5, c11, sum11);
55     f_add f12(c11, c5, a1, c12, sum12);
56

```

```

57     assign p[0] = a16;
58     assign p[1] = sum3;
59     assign p[2] = sum7;
60     assign p[3] = sum8;
61     assign p[4] = sum10;
62     assign p[5] = sum11;
63     assign p[6] = sum12;
64     assign p[7] = c12;
65
66 endmodule

```

TESTBENCH:

```

1  `timescale 1ns / 1ps
2
3  module testbench();
4      reg [3:0] a, b;
5      output [7:0] p;
6
7      multiplier mul(p, a, b);
8
9      initial begin
10         $dumpfile("mul.vcd");
11         $dumpvars(0,mul);
12
13         $monitor($time, "a = %d, b = %d, p = %d", a, b, p);
14         a = 4'd0; b = 4'd0;
15
16         #10 a = 4'd3; b = 4'd3;;
17         #10 a = 4'd2; b = 4'd6;
18         #10 a = 4'd10; b = 4'd11;
19         #10 a = 4'd3; b = 4'd9;
20         #10 a = 4'd7; b = 4'd7;
21         #10 a = 4'd5; b = 4'd1;
22         #10 a = 4'd4; b = 4'd8;
23
24         $finish;
25     end
26 endmodule

```


The output obtained for the given set of inputs:

```

0a = 0, b = 0, p = 0
10a = 3, b = 3, p = 9
20a = 2, b = 6, p = 12
30a = 10, b = 11, p = 110
40a = 3, b = 9, p = 27
50a = 7, b = 7, p = 49
60a = 5, b = 1, p = 5
70a = 4, b = 8, p = 32

```

The GTKWAVE obtained for the above set of inputs:



A python script named “script.py” has also been written to give the output for all combination of inputs. The output for all the input combinations will be printed on the terminal by running the command: -

“python3 script.py”

SUBMISSION SPECIFICATIONS:

- i. The codes and files for different implementation of 4x4 multiplier have been submitted in 3 different folders: NGSPICE, MAGIC, VERILOG
- ii. For Ngspice, two netlists for the final 4x4 multiplier have been submitted, one where we give dc input to measure power consumption and the other where we give PWL input to measure propagation delay. A python script named “main.py” has also been added that changes the input values to measure the propagation delay for all possible input combinations. There are also two text files named “power_output.txt” and “delay_output.txt” that contains the values of leakage power and propagation delay for different inputs. This folder also contains subcircuits required for designing the multiplier.
- iii. For Magic, two spice have we made for final 4x4 multiplier, one where we give dc input to measure power consumption and the other where we give PWL input to measure propagation delay. A python script named “main_magic.py” has also been added that changes the input values to measure the propagation delay for all possible input combinations. There are also two text files named “power_output_magic.txt” and “delay_output_magic.txt” that contains the values of leakage power and propagation delay for different inputs. The folder contains all the .mag, .ext and .spice files for all the subcircuits used (like and gate, or gate, xor gate, half adder, full adder) and the final 4x4 multiplier.
- iv. The Verilog file contains the main module file, two testbenches, and one python script. The python script changes the inputs in one of the testbench named “testbench.v” to print the output for all combinations of input. The other testbench named “testbench1.v” is used to print the output for few inputs.