

Fig. 2: Block diagram of the wireless transceiver




Fig. 3: Block diagram of the receiver

power levels of the two oscillators are different enough to significantly reduce the power consumption in the receiver. The receiver has two parts: the main signal path and the wake-up receiver (WuRX) path, as shown in Fig. 3. The main path consists of the receiving antenna and matching network, a low-noise amplifier (LNA), a mixer, a frequency generation circuit (LC Oscillator), a demodulator and the baseband processing block. The WuRX path consists of a low power ring oscillator, the wake-up logic to control the power gating and to generate the wake-up signal and a switch to choose between the two power modes.

The receiver architecture consists of a high gain low noise amplifier, with a twin T-network based passive mixer. The transistors used in the low power LNA are operated in the sub-threshold region [9], [10] with current-reuse. It has been shown that current reuse and the optimization of noise parameters for constrained current [8], [11]–[16], can provide a significant improvement in LNA performance. The mixer is a passive switching network based on the MOS-switch and it consumes zero DC current [17]. The mixer is driven by an LC-oscillator or a ring oscillator (RO). The wake-up receiver path consists of an energy detection circuit [17] along with a comparator (for thresholding), to indicate the received signal strength. During energy detection, the RO drives the mixer and once the desired signal is detected, the LC-oscillator drives the mixer. Such "agile frequency synthesis", has been described in the context of PLL component optimization [18], but requires a different approach for low-power operation.




Fig. 4: Schematic of the Low Noise Amplifier (LNA).

III. DESIGN IMPLEMENTATION

A. High-gain low-noise amplifier

Fig. 4 shows the schematic of the proposed low noise amplifier (LNA) consisting of two cascaded amplifier stages with current reuse for low power operation.

The first stage is a complementary Gm-boosting stage formed by M1, M2 and R_{ref} . The transistor M1 is directly biased at the gate with V_{bias} through R_{bias} . R_{ref} provides the drain-gate feedback for M2. The body of M2 is separately biased (using R_b) to adjust the threshold voltage for low voltage operation. The decoupling capacitor C_{c1} isolates the DC biasing to M2. Hence, it can be sized independently for the required gm .

The second stage is a common source amplifier (around M3) with a tank circuit as its load. The LC tank formed by C_{cap} and L_{cap} is used to resonate the second stage and, to reduce the signal leakage between the two gain stages. The capacitor C_{c2} separates the first amplification stage from the second. M3 is stacked below M2 for current reuse. C_m and L_m are used to match the input impedance of the circuit to 50Ω . All transistors are biased to operate in the sub-threshold region for low power consumption and to obtain the maximum $gm \cdot f_t / I_D$.

The combined gain (A_{tot}) for the low noise amplifier is given by,

$$A_{tot} = K(1 - (g_{m1} + g_{m2})R_{ref})(g_{m3}Z_{out2}) \quad (2)$$

$$K = \frac{r_{o_{m1}} || r_{o_{m2}} || \frac{1}{j\omega C_{gs3}}}{(r_{o_{m1}} || r_{o_{m2}} || \frac{1}{j\omega C_{gs3}}) + R_{ref}} \quad (3)$$

$$Z_{out2} = r_{o_{m3}} || Z_{LC} \quad (4)$$

where g_{m1} , g_{m2} and g_{m3} are the transconductance values of M1, M2 and M3, respectively. C_{gs3} is the gate source capacitance of M3. Z_{out2} is the second stage output impedance and Z_{LC} is the impedance presented by the on-chip LC tank.




Fig. 5: Block diagram of the mixer, the selector and the two oscillators along with the corresponding schematics.

The total LNA noise figure using the Friis equation, is given by,

$$NF_{tot} \approx (1 + \frac{4R_{ant}}{R_{ref}} + \gamma) + \frac{NF_{2nd} - 1}{A_1} \quad (5)$$

where R_{ant} is the antenna impedance (50Ω), NF_{2nd} is the noise figure of the second stage and A_1 is the gain of the input stage. The input impedance of the LNA is given by,

$$Z_{in} = \frac{r_{om1} || r_{om2} || \frac{1}{sC_{gs3}}}{(r_{om1} || r_{om2} (g_{m1} + g_{m2})) + 1} \quad (6)$$

If C_{gs3} is made small by choosing a smaller size for transistor M3, then the input impedance of the second stage increases making Z_{in} dependent only on the input stage parameters. Consequently, as A_1 increases, the NF_{tot} also becomes dependent only on the input stage parameters. For the same reason, an NMOS is chosen for M3 to provide a higher g_m .

B. Oscillator Design – LCO & RO

Fig. 5 shows the schematics of the LC oscillator with a cross-coupled complementary architecture and a three-stage current controlled ring oscillator. The LC oscillator provides a high quality output with reduced phase noise. The inductance (L_c) and capacitance (C) are selected for an operating frequency of 2.375 GHz. To compensate for the PVT variations, a digitally-tuned capacitor is placed in parallel with the LC tank. The RO is used only during the WuRX operation to drive the mixer. The frequency of the RO is controlled by changing the current (I_{osc}).

C. Mixer Design

Although current switching provides better linearity, it is not preferred due to the power consumption of the intermediate

stages for voltage-to-current and current-to-voltage conversion [8]. Fig. 5 shows the schematic of the proposed voltage switching differential passive mixer. The mixing operation is performed using a transmission gate for better linearity. The high frequency (RF) port and the low frequency (IF) ports are biased to the common mode voltage of V_{cm} through resistors R1, R2 and R3. In the T-gate configuration, the PMOS conducts when $V_{RF} > V_{cm}$ and the NMOS conducts when $V_{RF} < V_{cm}$, thus preventing clipping of the signal at the output. The LO leakage to RF and IF paths is also reduced in the T-gate because the NMOS and PMOS LO leakage gets canceled out with each other, provided that they are sized with the same aspect ratio ($\frac{W_n}{L_n} = \frac{W_p}{L_p}$).

D. Wake Up Receiver Logic

The design criterion for the RF receiver is to reduce the power consumption without degrading the data quality. In a typical RF protocol, the initial part of the transmitted data consists of packets with the preamble which are well known to the receiver prior to transmission. Extracting this information with low signal quality is possible. Fig. 6 shows the power utilization by the receiver front-end along with the control signal. If the data is transmitted and received in bursts with a low duty-cycle, significant power savings can be achieved.

Fig. 7 shows the energy detection-based wake-up circuit. On startup, the transmission gate will pass the RO output. Once the desired signal is detected by the energy detection circuit, the LCO power gating switch will be turned on. After the LCO stabilizes, the transmission gate will switch on the LCO path and the RO power gating switch is turned off. The LCO is disabled only after post-amble detection by the baseband processor indicating the end of transmission (EoT). After receiving EoT, the receiver is switched to the low power mode till the WAKE UP signal is received again.




Fig. 6: Energy profile of the wake-up receiver.




Fig. 7: Block diagram of the wake-up circuit




Fig. 8: Schematic of the product-modulator based energy detector

1) *Energy Detector*: The energy detector (Fig. 8), is a product modulator circuit with the same input fed to both the input ports to obtain a voltage proportional to the energy of the desired signal. This is fed to the integrator for a specific time window. Once the integrated output crosses a threshold, it generates a valid signal for "wake up".

2) *LO Selector*: In the proposed architecture (Fig. 3), the receiver will be working with a ring oscillator during the initial phase of operation. Once a proper preamble signal is detected, the demodulated signal quality is enhanced using a high quality LC oscillator. However, switching from one oscillator to the other should not affect the continuous supply of the LO signal to the mixer. The LO selector is implemented





Fig. 9: Gain and S11 plot for the proposed LNA

using transmission gates as shown in Fig. 5. The WAKE UP signal selects the LO between the LCO and RO and performs power gating of the RO and LCO circuits. The implemented digital logic will first turn on the RO. The NMOS-PMOS structure ensures a large output without reducing the voltage swing. The W/L ratio of the NMOS and PMOS transistors is balanced for optimum performance.


With this design approach, a 1000x reduction (approximately) in the VCO power consumption is obtained: from $2.7mW$ to $3.06 \mu W$. For the proposed neonatal IoT applications, where the receiver spends most of its time in idle mode (low duty-cycle of operation), this solution results in very low power consumption.

IV. RESULTS AND DISCUSSION

The proposed 2.4 GHz wireless receiver with a WuRX was designed and simulated in 65-nm CMOS technology. The simulations were performed to test the performance of the receiver in two operating modes: (a) active mode and (b) sleep mode. The LNA and mixer are 'ON' all the time while the



(a)



(b)

Fig. 10: Low noise amplifier linearity performance parameters: (a) 1-dB compression point, $P_{-1dB} = -30.75$ dBm and (b) IIP3 of -18.16 dBm.

RO is 'ON' in the sleep mode and the LCO is 'ON' in the active mode.

Table I lists the component-wise break-up of the power dissipation of the receiver. The LNA is designed to consume $75\mu\text{W}$ of power, while the mixer consumes $0.5\mu\text{W}$ of power, operating at 0.75 V. The LCO in "wake-up" mode consumes 2.751 mW which is a significant portion of the power budget of the receiver in active mode. The total power in the sleep mode is 36X less than that of the active mode. Significant power savings can be achieved if the data transmission and reception happens in bursts with a low duty cycle.

TABLE I: Power performance of RF front-end components.

Parameters	Sleep mode	Active Mode
LNA	$75\mu\text{W}$	$75\mu\text{W}$
Mixer	$0.5\mu\text{W}$	$0.5\mu\text{W}$
LCO	$\approx 0\mu\text{W}$	2.75 mW
RO	$3.0\mu\text{W}$	$\approx 0\mu\text{W}$
Total	$78.5\mu\text{W}$	$2825\mu\text{W}$

The low noise amplifier, made up of two cascaded amplifiers, has a gain of 16 dB and a noise figure of 5.7 dB at the operating frequency of 2.4 GHz, as shown in Fig. 9. It consumes $90\mu\text{A}$ from the 0.75V supply. Fig. 10 shows the linearity performance parameters of the LNA. The LNA has an IIP3 of -18.16 dBm and the 1-dB compression point, P_{-1dB} is -30.75 dBm.

The phase noise for the LCO is -120 dBc/Hz at an offset frequency of 1 MHz and the stabilization time is 500ps, which is significantly less than the "minimum total time to send data" specified for low energy standards (3ms in Bluetooth Low




Fig. 11: The frequency-domain response of the LC Oscillator at 2.4 GHz.

Energy). The phase noise for the RO is -86.64 dBc/Hz at an offset frequency of 1 MHz, which is much worse than that of the LCO, but sufficient for the energy detection in the WuRX.

Fig. 11 shows the frequency spectra of the LC Oscillator at 2.4 GHz. The conversion gain of the mixer was found to be 0.876. Fig. 12 (a) shows the mixer output when the LO switches between RO and LCO. Fig. 12 (b) and (c) shows the output spectrum of the mixer with the local oscillator inputs with RO and LCO, respectively.

Table II presents the summary of the design and the performance comparison with various low power wireless receivers reported in the literature. The FoM used to compare the parameters is,

$$FoM = \frac{Gain}{(NF - 1)f_c P_{DC} Technology} s^2/J \quad (7)$$

TABLE II: Performance Comparison.

Parameters	This Work	[8]	[19]	[20]	[21]
VDD [V]	0.75	0.6	0.8	0.9	0.4
Technology [nm]	65	65	130	65	130
f_c [MHz]	2400	2400	2400	915	2400
P_{DC} [μW]	75	64	600	282	60
Gain [dB]	14.9	22.9	56.1	30	13.1
NF [dB]	5.7 ¹	8	15.1	9	5.3
IIP3 [dBm]	-18.16 ¹	-21	-15.8	-28	-12.2
FoM [s^2/J]	17.61	21.29	1.38	14.53	10.58

¹ Includes only LNA

V. CONCLUSION

A novel design of a wake-up based receiver architecture at 2.4 GHz is presented, where a local oscillator and a ring oscillator combination provides a desired ultra-low power solution. An on-chip receiver front-end is simulated using a 65-nm (low leakage) technology. The components of the receiver were designed for optimum performance while consuming minimum current. A gain of 14.9 dB while consuming $75\mu\text{W}$ from a 0.75 V supply is achieved in a pre-layout simulation. Since the design is at 2.4 GHz, where the device models are mature and most parasitics are accurately modeled, we do not expect the results to change significantly after layout. A gm-boosting current-reuse based low noise amplifier (LNA) design with a gain of 16 dB and noise figure of 5.7 dB is used to design a low bit-rate receiver with very low power dissipation. This ultra-low power IoT system is well suited for neonatal health-care monitoring applications in remote locations, where battery life-time is critical.




Fig. 12: Energy Detection and Signal Extraction: (a) Simulation result showing output of the LNA and mixer when driven by the RO and LCO (Fig. 5). The energy contained in the signal is larger in the LCO-On state. The WAKE UP signal (shown in red) indicates the LO select signal for the RO and LCO. (b) Output spectrum of the mixer with RO input (c) Output spectrum of the mixer with LCO input.

ACKNOWLEDGMENT

The authors acknowledge the help and support of their colleagues at the Analog and RF Systems Laboratory and the Ministry of Electronics and Information Technology (MeiTY) for providing financial support for CAD tools. Gaurab Banerjee acknowledges the support provided to him under the Visvesvaraya Faculty Fellowship of MeiTY.

REFERENCES

- [1] T. Hamada, H. Jiang, Y. Fang, H. Ito, N. Ishihara, and K. Masu, "A 0.5-V 2.5-GHz high-gain low-power regenerative amplifier based on Colpitts oscillator topology in 65-nm CMOS," in *Proc. APCCAS*, Nov 2014, pp. 340–343.
- [2] L. Jae-Seung, K. Joo-Myoung, L. Jae-Sup, H. Seok-Kyun, and L. Sang-Gug, "A 227pJ/b –83dBm 2.4GHz multi-channel OOK receiver adopting receiver-based FLL," in *ISSCC Dig. Tech. Papers*, Feb 2015.
- [3] J. S. Gaggatur and M. Machnoor, "Solar-powered spike-based communication system with analog back scatter," in *2015 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)*, Nov 2015, pp. 127–132.
- [4] M. Ding, P. Zhang, C. Lu, Y. Zhang, S. Traferro, G. J. van Schaik, Y. H. Liu, J. Huijts, C. Bachmann, G. Dolmans, and K. Philips, "A 2.4GHz BLE-compliant fully-integrated wakeup receiver for latency-critical IoT applications using a 2-dimensional wakeup pattern in 90nm CMOS," in *Proc. RFIC*, June 2017, pp. 168–171.
- [5] Nathan E. Roberts, Kyle Craig, Aatmesh Shrivastava, Stuart N. Wooters, Yousef Shakhsher, Benton H. Calhoun, and David D. Wentzloff, "A 236nW, -56.5dBm-sensitivity bluetooth low-energy wakeup receiver with energy harvesting in 65nm CMOS," in *ISSCC Dig. Tech. Papers*, 2 2016, vol. 59, pp. 450–451.
- [6] C. Salazar, A. Kaiser, A. Cathelin, and J. Rabaey, "A -97dBm-sensitivity interferer-resilient 2.4GHz wake-up receiver using dual-IF multi-N-Path architecture in 65nm CMOS," in *ISSCC Dig. Tech. Papers*, Feb 2015, pp. 1–3.
- [7] B. W. Cook, A. Berny, A. Molnar, S. Lanzisera, and K. S. J. Pister, "Low-Power 2.4-GHz Transceiver With Passive RX Front-End and 400-mV Supply," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2757–2766, Dec 2006.
- [8] A. Dissanayake, H. G. Seok, O. Y. Jung, S. K. Han, and S. G. Lee, "A 64 μ W, 23 dB gain, 8 dB NF, 2.4 GHz RF front-end for ultra-low power Internet-of-Things transceivers," in *Proc. RFIC*, June 2017, pp. 184–187.
- [9] R. Fiorelli, F. Silveira, and E. Peralas, "MOST Moderate-Weak-Inversion Region as the Optimum Design Zone for CMOS 2.4-GHz CS-LNAs," *IEEE Trans. Microw. Theory Tech.*, vol. 62, no. 3, pp. 556–566, March 2014.
- [10] A. V. Do, C. C. Boon, M. A. Do, K. S. Yeo, and A. Cabuk, "A Subthreshold Low-Noise Amplifier Optimized for Ultra-Low-Power Applications in the ISM Band," *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 2, pp. 286–292, Feb 2008.
- [11] J. S. Walling, S. Shekhar, and D. J. Allstot, "A gm-Boosted Current-Reuse LNA in 0.18 μ m CMOS," in *Proc. RFIC*, June 2007, pp. 613–616.
- [12] Z. Li, Z. Wang, M. Zhang, L. Chen, C. Wu, and Z. Wang, "A 2.4 GHz Ultra-Low-Power Current-Reuse CG-LNA With Active G_m -Boosting Technique," *IEEE Microw. Wireless Comp. Lett.*, vol. 24, no. 5, pp. 348–350, May 2014.
- [13] H. H. Hsieh and L. H. Lu, "Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 7, pp. 1445–1458, July 2007.
- [14] Silva Pereira Marco, Vaz Joo Caldinhas, Leme Carlos Azeredo, and Freire Joo Costa, "Gain compression improvement on low-power cascaded current reuse LNAs," *Int. J. Circ. Theory Appl.*, vol. 44, no. 10, pp. 1767–1778.
- [15] S. Joo, T. Y. Choi, and B. Jung, "A 2.4-GHz Resistive Feedback LNA in 0.13- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3019–3029, Nov 2009.
- [16] G. Banerjee, K. Soumyanath, and D. J. Allstot, "Desensitized CMOS Low-Noise Amplifiers," *IEEE Transactions on Circuits and Systems*, vol. 55, no. 3, pp. 752–765, April 2008.
- [17] Nathan Pletcher and Jan M. Rabaey, *Ultra-Low Power Wake-Up Receivers for Wireless Sensor Networks*, Ph.D. thesis, EECS Department, University of California, Berkeley, May 2008.
- [18] A. Ravi, G. Banerjee, R. E. Bishop, B. A. Bloechel, L. R. Carley, and K. Soumyanath, "10 GHz, 20 mW, fast locking, adaptive gain PLLs with on-chip frequency calibration for agile frequency synthesis in a 0.18 μ m digital CMOS process," in *2003 Symposium on VLSI Circuits.*, June 2003, pp. 181–184.
- [19] A. Selvakumar, M. Zargham, and A. Liscidini, "A 600 μ W Bluetooth low-energy front-end receiver in 0.13 μ m CMOS technology," in *ISSCC Dig. Tech. Papers*, Feb 2015.
- [20] C. Bryant and H. Sjoland, "A 65nm CMOS 282 μ W 915MHz direct conversion receiver front-end," in *Proc. ESSCIRC*, Sept 2011, pp. 547–550.
- [21] T. Taris, J. Begueret, and Y. Deval, "A 60 μ W LNA for 2.4 GHz wireless sensors network applications," in *Proc. RFIC*, June 2011.