

2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) **VLSID 2019**

Table of Contents

Message from the General Chairs	xviii
Message from the Executive Chair	xx
Message from the Organizing Chair	xxii
Message from the Technical Program Chairs	xxiv
Message from the Steering Committee Chair	xxv
In Memoriam	xxvii
Message from the President, VLSI Society of India	xxviii
VLSI Design Conference Steering Committee (2018)	xxix
VLSID & ES 2019 Organizing Committee	xxx
Technical Program Committee	xxxiii
User Design Track	xxxviii
List of External Reviewers	xxxix
VLSID 2018 Best Paper Awards	xl
Tutorial Abstracts	xli

Track 1A: Embedded Systems - I

Synthesizing Performance-Aware (m, k)-Firm Control Execution Patterns Under Dropped Samples	1
<i>Sumana Ghosh (Indian Institute of Technology Kharagpur), Soumyajit Dey (Indian Institute of Technology Kharagpur), and Pallab Dasgupta (Indian Institute of Technology Kharagpur)</i>	
Write Variation Aware Non-volatile Buffers for On-Chip Interconnects	7
<i>Khushboo Rani (Indian Institute of Technology Guwahati) and Hemangee K. Kapoor (Indian Institute of Technology Guwahati)</i>	
Performance Enhancement of Caches in TCMPs Using Near Vicinity Prefetcher	13
<i>Dipika Deb (Indian Institute of Technology Guwahati), John Jose (Indian Institute of Technology Guwahati), and Maurizio Palesi (University of Catania)</i>	

EdgeCoolingMode: An Agent Based Thermal Management Mechanism for DVFS Enabled Heterogeneous MPSoCs	19
<i>Somdip Dey (University of Essex), Enrique Zaragoza Guajardo (University of Essex), Karunakar Reddy Basireddy (University of Southampton), Xiaohang Wang (South China University of Technology), Amit Kumar Singh (University of Essex), and Klaus McDonald-Maier (University of Essex)</i>	

Track 1B: Analog/Mixed Signal - I

Energy Efficient Bidirectional Equalized Transceiver with PVT Insensitive Active Termination	25
<i>Antroy Roy Chowdhury (Indian Institute of Technology, Kharagpur), Nijwm Wary (University of Toronto, Canada), and Pradip Mandal (Indian Institute of Technology, Kharagpur)</i>	
Ultra Low Energy Reduced Switching DAC for SAR ADC	31
<i>Japesh Vohra (Indian Institute of Technology Ropar) and Vinayak Gopal Hande (Indian Institute of Technology Ropar)</i>	
A Power Efficient Output Capacitor-Less LDO Regulator with Auto-Low Power Mode and Using Feed-Forward Compensation	36
<i>Abirmoya Santra (IIT Madras) and Qadeer A. Khan (IIT Madras)</i>	
MOS Varactor RO Architectures in Near Threshold Regime Using Forward Body Biasing Techniques	41
<i>Lalit Dani (IIT Roorkee, Roorkee, India), Neeraj Mishra (IIT Roorkee, Roorkee, India), and Bulusu Anand (IIT Roorkee, Roorkee, India)</i>	

Track 1C: Digital Design - I

Low-Complexity Continuous-Flow Memory-Based FFT Architectures for Real-Valued Signals	46
<i>Jinti Hazarika (Indian Institute of Technology Guwahati), Mohd Tasleem Khan (Indian Institute of Technology Guwahati), and Shaik Rafi Ahamed (Indian Institute of Technology Guwahati)</i>	
Reducing the Overhead of Stochastic Number Generators Without Increasing Error	52
<i>Yudai Sakamoto (Ritsumeikan University) and Shigeru Yamashita (Ritsumeikan University)</i>	
Low Complexity & Improved Efficiency of Encoded Data Using Peres Gate in BWAR with Testable Feature ...	58
<i>Tripti Nirmalkar (Chhattisgarh Swami Vivekananda Technical University Bhilai, India), Deepti Kanoujia (Sri Shankaracharya College of Engineering & Technology Bhilai, India), and Kshitiz Varma (Chhattisgarh Swami Vivekananda Technical University Bhilai, India)</i>	
A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design	64
<i>Farhad Merchant (RWTH Aachen University, Germany), Tarun Vatwani (Indian Institute of Technology, Jodhpur), Anupam Chattopadhyay (Nanyang Technological University, Singapore), Soumyendu Raha (Indian Institute of Science, Bangalore), S K Nandy (Indian Institute of Science, Bangalore), Ranjani Narayan (Morphing Machines Pvt. Ltd., Bangalore), and Rainer Leupers (RWTH Aachen University, Germany)</i>	

Track 2A: Security - I

A State Encoding Methodology for Side-Channel Security vs. Power Trade-off Exploration	70
<i>Richa Agrawal (University of Cincinnati), Mike Borowczak (University of Wyoming), and Ranga Vemuri (University of Cincinnati)</i>	
An Efficient Memory Zeroization Technique Under Side-Channel Attacks	76
<i>Ankush Srivastava (Indian Institute of Technology Bombay) and Prokash Ghoshy (NXP Semiconductor India Pvt Ltd)</i>	
Two-Pattern Δ IDDQ Test for Recycled IC Detection	82
<i>Prattay Chowdhury (Auburn University), Ujjwal Guin (Auburn University), Adit Singh (Auburn University), and Vishwani Agrawal (Auburn University)</i>	
Parallelization of Brute-Force Attack on MD5 Hash Algorithm on FPGA	88
<i>Maruthi Gillela (Research Centre Imarat, DRDO, India), Vaclav Prenosil (Masaryk University, Czech Republic), and Venkat Reddy Ginjala (Research Centre Imarat, DRDO, India)</i>	

Track 2B: Test and Validation - I

A Binary Decision Diagram Approach to On-line Testing of Asynchronous Circuits	94
<i>Pradeep Kumar Biswal (IIIT Bhagalpur, Bihar, India) and Santosh Biswas (IIT Bhilai, India)</i>	
RTL Test Generation on Multi-core and Many-Core Architectures	100
<i>Aravind Krishnan Varadarajan (Virginia Tech) and Michael Hsiao (Virginia Tech)</i>	
On-chip MISR Compaction Technique to Reduce Diagnostic Effort and Test Time	106
<i>Jaidev Shenoy (Globalfoundries), Kelly Ockunzi (Globalfoundries), Virendra Singh (IIT Bombay), and Kushal Kamal (Globalfoundries)</i>	
RSBST: A Rapid Software-Based Self-Test Methodology for Processor Testing	112
<i>Vasudevan M S (IIT Guwahati), Santosh Biswas (IIT Bhilai), and Aryabarita Sahu (IIT Guwahati)</i>	

Track 2C: RF Design

A 19.3-24.8 GHz Dual-Slope VCO in 65-nm CMOS for Automotive Radar Applications	118
<i>Vipul Jain (Indian Institute of Science, Bangalore), Saurabh Kumar Gupta (Indian Institute of Science, Bangalore), Vishal Khatri (IBM India Pvt. Ltd., Bangalore), and Gaurab Banerjee (Indian Institute of Science)</i>	
Analysis and Design of Low Phase Noise LC Oscillator for Sub-mW PLL-Free Biomedical Receivers	124
<i>Abhishek Srivastava (IIIT Hyderabad) and Maryam Shojaei Baghini (IIT Bombay)</i>	
IIP3 Improvement in Subthreshold LNAs Using Modified Derivative Superposition Technique for IoT Applications	130
<i>Anant Rungta (Birla Institute of Technology & Science) and Kavindra Kandpal (Birla Institute of Technology & Science)</i>	

Enhanced IIP2 Chopper Stabilized Direct Conversion Mixer Architecture	135
<i>Rohit Rothe (Indian Institute of Technology Bombay) and Rajesh Zele (Indian Institute of Technology Bombay)</i>	

Track 3A: Power and Energy - I

Power and Area Efficient Approximate Heterogeneous 8T SRAM for Multimedia Applications	139
<i>Pramod Kumar Bharti (IIT Gandhinagar), Neelam Surana (IIT Gandhinagar), and Joycee Mekie (IIT Gandhinagar)</i>	
Ultra Low Power Digital Front-End for Single Lead ECG Acquisition	145
<i>Sanket Thakkar (VLSI and Embedded Systems Research Group, DA-IICT) and Biswajit Mishra (VLSI and Embedded Systems Research Group, DA-IICT)</i>	
Scheduling of Dual Supercapacitor for Longer Battery Lifetime in Systems with Power Gating	151
<i>Sumanta Pyne (National Institute of Technology, Rourkela, India)</i>	
An Energy Efficient In-Memory Computing Machine Learning Classifier Scheme	157
<i>Shixiong Jiang (University at Buffalo), Sheena Ratnam Priya (University at Buffalo), Naveena Elango (University at Buffalo), James Clay (University at Buffalo), and Ramalingam Sridhar (University at Buffalo)</i>	

Track 3B: CMOS Devices

An Unified Charge Centroid Model for Silicon and Low Effective Mass III-V Channel Double Gate MOS Transistors	163
<i>Amratansh Gupta (Indian Institute of Technology Gandhinagar), Mohit Ganeriwala (Indian Institute of Technology Gandhinagar), and Nihar Ranjan Mohapatra (Indian Institute of Technology Gandhinagar)</i>	
Optimization of Multiple Physical Phenomena through a Universal Metric in Junctionless Transistors	168
<i>Manish Gupta (Indian Institute of Technology Indore) and Abhinav Kranti (Indian Institute of Technology Indore)</i>	
Delay Skew Reduction in IO Glitch Filter	174
<i>Kiran Gopal (NXP India Pvt LTD) and Avanish K (NXP India Pvt LTD)</i>	
Insights on Anisotropic Dissipative Quantum Transport in n-Type Phosphorene MOSFET	179
<i>Madhuchhanda Brahma (Indian Institute of Science, Bangalore), Arnab Kabiraj (Indian Institute of Science, Bangalore), and Santanu Mahapatra (Indian Institute of Science, Bangalore)</i>	

Track 3C: Emerging Tech - I

Modeling, Fabrication and Investigation of Mixing in Low-Cost Passive PDMS Micromixers	185
<i>T Pravinraj (Center for VLSI and Nanotechnology, Visvesvaraya National Institute of Technology) and Rajendra Patrikar (Center for VLSI and Nanotechnology, Visvesvaraya National Institute of Technology)</i>	

Design of Continuous-Flow Lab-on-Chip with 3D Microfluidic Network for Sample Preparation	191
<i>Tapalina Banerjee (Indian Statistical Institute, Kolkata), Sudip Poddar (Indian Statistical Institute, Kolkata), Sarmishtha Ghoshal (Indian Institute of Engineering Science and Technology, Shibpur), and Bhargab B. Bhattacharya (Indian Statistical Institute, Kolkata)</i>	
Security Assessment of Microfluidic Fully-Programmable-Valve-Array Biochips	197
<i>Mohammed Shayan (New York University), Sukanta Bhattacharjee (New York University Abu Dhabi), Yong-Ak Song (New York University Abu Dhabi), Krishnendu Chakrabarty (Duke University), and Ramesh Karri (New York University)</i>	
Improved Look-Ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits	203
<i>Anirban Bhattacharjee (Indian Institute of Engineering Science and Technology, Shibpur), Chandan Bandyopadhyay (Indian Institute of Engineering Science and Technology (IIST) Shibpur), Robert Wille (Johannes Kepler University Linz), Rolf Drechsler (University of Bremen & Cyber-Physical Systems), and Hafizur Rahaman (Indian Institute of Engineering Science and Technology (IIST) Shibpur)</i>	

Track 4A: Intelligence on Silicon

UniWiG: Unified Winograd-GEMM Architecture for Accelerating CNN on FPGAs	209
<i>Kala S (Cochin University of Science and Technology, Kerala), Jimson Mathew (Indian Institute of Technology Patna), Babita R Jose (Cochin University of Science and Technology, Kerala), and Nalesh S (Cochin University of Science and Technology, Kerala)</i>	
The Ramifications of Making Deep Neural Networks Compact	215
<i>Nandan Kumar Jha (IIT Hyderabad), Sparsh Mittal (IIT Hyderabad), and Govardhan Mattela (IIT Hyderabad)</i>	
Machine Learning Based Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers	221
<i>Lavanya Maddiseti (Vardhaman College of Engineering) and JVR Ravindra (Vardhaman College of Engineering)</i>	
MAVI: Mobility Assistant for Visually Impaired with Optional Use of Local and Cloud Resources	227
<i>Rajesh Kedia (Indian Institute of Technology Delhi), Anupam Sobti (Indian Institute of Technology Delhi), Mukund Rungta (Indian Institute of Technology Delhi), Sarvesh Chandoliya (Indian Institute of Technology Delhi), Akhil Soni (Indian Institute of Technology Delhi), Anil Kumar Meena (Indian Institute of Technology Delhi), Chrystle Myrna Lobo (Indian Institute of Technology Delhi), Richa Verma (Indraprastha Institute of Information Technology Delhi), M. Balakrishnan (Indian Institute of Technology Delhi), and Chetan Arora (Indian Institute of Technology Delhi)</i>	

Track 4B: Design Automation

RiverOpt: A Multiobjective Optimization Framework Based on Modified River Formation Dynamics Heuristic	233
<i>Satyabrata Dash (National Institute of Technology Mizoram), Sukanta Dey (Indian Institute of Technology Guwahati), Anish Augustine (Indian Institute of Technology Guwahati), Rusankar Dhar (National Institute of Technology Mizoram), Jan Pidanic (Univerzita Pardubice), Zdenek Nemec (Univerzita Pardubice), and Gaurav Trivedi (Indian Institute of Technology Guwahati)</i>	
Structural and Behavioural Facets of Digital Microfluidic Biochips with Hexagonal-Electrode-Based Array	239
<i>Amartya Dutta (B. P. Poddar Institute of Management and Technology, Kolkata, India), Riya Majumder (Supreme Knowledge Foundation Group of Institutions, West Bengal, India), Debasis Dhal (B. P. Poddar Institute of Management and Technology, Kolkata, India), and Rajat Kumar Pal (University of Calcutta)</i>	
Parasitic-Aware Automatic Analog CMOS Circuit Design Environment	245
<i>Subhash Jagadishchandra Patel (Kirtan Technologies, Ahmedabad, India) and Rajesh A Thakker (VGEC, Gujarat Technological University, Ahmedabad)</i>	
Ultra Low Power Low Frequency On-chip Oscillator for Elapsed Time Counter	251
<i>Sachin Kalburgi (KLE Technological University), Deven Gupta (KLE Technological University), Sampath Holi (KLE Technological University), Rohit Shetty (KLE Technological University), Shripad Annigeri (KLE Technological University), Shraddha H (KLE Technological University), Saroja V. S (KLE Technological University), Sujata K (KLE Technological University), and Nalini C. Iyer (KLE Technological University)</i>	

Track 4C: Embedded Systems - II

Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM Based FPGA	257
<i>Swagata Mandal (NTU, Singapore), Sreetama Sarkar (NTU, Singapore), Wong Ming Ming (NTU, Singapore), Anupam Chattopadhyay (NTU, Singapore), and Amlan Chakrabarti (University of Calcutta)</i>	
Multidimensional Grid Aware Address Prediction for GPGPU	263
<i>Shivani Tripathy (Indian Institute of Technology Bhubaneswar), Debiprasanna Sahoo (Indian Institute of Technology Bhubaneswar), and Manoranjan Satpathy (Indian Institute of Technology Bhubaneswar)</i>	
Efficient Heap Data Management on Software Managed Manycore Architectures	269
<i>Jinn-Pean Lin (Arizona State University), Jing Lu (Arizona State University), Jian Cai (Arizona State University), and Aviral Shrivastava (Arizona State University)</i>	
In Situ Latency Monitoring for Heterogeneous Real-Time Systems	275
<i>Martin Geier (Technical University of Munich), Tobias Burghart (Technical University of Munich), Martin Hackl (Technical University of Munich), and Samarjit Chakraborty (Technical University of Munich)</i>	

Track 5A: IoT and CPS

Investigation of Unified Emerging-NVM SoC Architecture for IoT-WSN Applications	281
<i>Vivek Kamalkant Parmar (Indian Institute of Technology, Delhi), Swatilekha Majumdar (Indian Institute of Technology Delhi), Preeti Ranjan Panda (Indian Institute of Technology Delhi), and Manan Suri (Indian Institute of Technology Delhi)</i>	
A 75- μ W 2.4 GHz Wake-up Receiver in 65-nm CMOS for Neonatal Healthcare Application	287
<i>Kundan Kumar (Indian Institute of Science, Bangalore), Raghunath K P (Indian Institute of Science, Bangalore), Akshay Muraleedharan (Indian Institute of Science, Bangalore), Javed S Gaggatur (Terminus Circuits Pvt Ltd, Bangalore), and Gaurab Banerjee (Indian Institute of Science, Bangalore)</i>	
Perturbation Based Workload Augmentation for Comprehensive Functional Safety Analysis	293
<i>V. Prasanth (Texas Instruments (India) Pvt. Ltd), Rubin Parekhji (Texas Instruments (India) Pvt. Ltd), and Bharadwaj Amrutur (Indian Institute of Science)</i>	
A Double Pumped Single-Line-Cache SRAM Architecture for Ultra-low Energy IoT and Machine Learning Applications	299
<i>Arijit Banerjee (University of Virginia) and Benton H. Calhoun (University of Virginia)</i>	

Track 5B: Analog /Mixed-Signal- II

A Mismatch Resilient 16-Bit 20 MS/s Pipelined ADC	305
<i>Satyajit Mohapatra (IIT Gandhinagar, Gujarat), Hari Shanker Gupta (Space Application Centre, Jodhpur Tekra, Ahmedabad), Nihar Ranjan Mohapatra (IIT Gandhinagar, Gujarat), Sanjeev Mehta (Space Application Centre, Jodhpur Tekra, Ahmedabad), Arup Roy Chowdhury (Space Application Centre, Jodhpur Tekra, Ahmedabad), and Nisha Pandya (LD College of Engineering, Ahmedabad)</i>	
Large Dynamic Range Readout Integrated Circuit for Infrared Detectors	311
<i>Hari Shanker Gupta (Space Applications Centre, ISRO Ahmedabad, India), Sanjeev Mehta (Space Applications Centre, ISRO Ahmedabad, India), Maryam Shojaei Baghini (Indian Institute of Technology, Bombay), Arup Roy Chowdhury (Space Applications Centre, ISRO Ahmedabad, India), A S Kiran Kumar (Space Applications Centre, ISRO Ahmedabad, India), and Dinesh K. Sharma (Indian Institute of Technology, Bombay)</i>	
Current DAC Based -40dB PSRR Configurable Output LDO in BCD Technology	317
<i>Vivek Tyagi (STMicroelectronics, Greater Noida, India), Vikas Rana (STMicroelectronics, Greater Noida, India), Laura Capecchi (STMicroelectronics, Agrate, Italy), Marcella Carissimi (STMicroelectronics, Agrate, Italy), Riccardo Zurla (STMicroelectronics, Agrate, Italy), and Marco Pasotti (STMicroelectronics, Agrate, Italy)</i>	
Modeling and Characterization of VBUS Power Discharge for Embedded Superspeed USB Host/Devices	323
<i>Maneesh Pandey (NXP Semiconductors), Mohit Goyal (NXP Semiconductors), Parul Sharma (NXP Semiconductors), and Rohit Sharma (IIT Ropar)</i>	

Track 5C: Digital Design - II

High-Throughput and High-Speed Polar-Decoder VLSI-Architecture for 5G New Radio	329
<i>Rahul Shrestha (Indian Institute of Technology Mandi), Pooja Bansal (Indian Institute of Technology Mandi), and Srikanth Srinivasan (Indian Institute of Technology Mandi)</i>	
VLSI Architectures for Jacobi Symbol Computation	335
<i>Ayan Palchoudhuri (Indian Institute of Technology Kharagpur) and Anindya Sundar Dhar (Indian Institute of Technology Kharagpur)</i>	
Soft Error Resilient and Energy Efficient Dual Modular TSPC Flip-Flop	341
<i>Shubhanshu Gupta (IIT Gandhinagar) and Joyce Meki (IIT Gandhinagar)</i>	
k-Core: Hardware Accelerator for k-Mer Generation and Counting used in Computational Genomics	347
<i>Simmi M Bose (Amrita Vishwa Vidyapeetham), Varsha S Lalapura (Amrita Vishwa Vidyapeetham), S Saravanan (Amrita Vishwa Vidyapeetham), and Madhura Purnaprajna (Amrita Vishwa Vidyapeetham)</i>	

Track 6A: Security - II

Novel Randomized & Biased Placement for FPGA Based Robust Random Number Generator with Enhanced Uniqueness	353
<i>Arjun Singh Chauhan (MNIT Jaipur), Vineet Sahula (MNIT Jaipur), and A. S. Mandal (Cognitive Computing Group, CEERI Pilani)</i>	
SoCINT: Resilient System-on-Chip via Dynamic Intrusion Detection	359
<i>Amr Sayed-Ahmed (SyoSil ApS, Copenhagen), Jawad Haj-Yahya (Nanyang Technological University (NTU), Singapore, Institute of Microelectronics, Agency for Science, Technology and Research (ASTAR), Singapore), and Anupam Chattopadhyay (Institute of Microelectronics, Agency for Science, Technology and Research (ASTAR), Singapore)</i>	
Linear Approximation and Differential Attacks on Logic Locking Techniques	365
<i>Ghanshyam Bairwa (IIT Indore), Souvik Mandal (IIT Indore), Venkat Nikhil Tatavarthy (IIT Indore), and Bodhisatwa Mazumdar (IIT Indore)</i>	
Efficient Post-Silicon Validation of Network-on-Chip Using Wireless Links	371
<i>Sidhartha Sankar Rout (Indraprastha Institute of Information Technology Delhi), Kanad Basu (New York University), and Sujay Deb (Indraprastha Institute of Information Technology Delhi)</i>	

Track 6B: Test and Validation - II

Improving Performance of a Path-Based Equivalence Checker Using Counter-Examples	377
<i>Ramanuj Chouksey (Indian Institute of Technology Guwahati), Chandan Karfa (Indian Institute of Technology Guwahati), and Purandar Bhaduri (Indian Institute of Technology Guwahati)</i>	
Selective Sensitization of Useless Sneak-Paths for Test Optimization in Memristor-Arrays	383
<i>Manobennath Mondal (Indian Statistical Institute, Kolkata), Susmita Sur-Kolay (Indian Statistical Institute, Kolkata), and Bhargab B. Bhattacharya (Indian Statistical Institute, Kolkata)</i>	

A Methodology for SAT-Based Electrical Error Debugging During Post-Silicon Validation	389
<i>Binod Kumar (Indian Institute of Technology Bombay), Masahiro Fujita (University of Tokyo), and Virendra Singh (Indian Institute of Technology Bombay)</i>	
Test Configuration Generation for Different FPGA Architectures for Application Independent Testing	395
<i>Shukla Banik (National Institute of Technology, Durgapur), Suchismita Roy (National Institute of Technology, Durgapur), and Bibhash Sen (National Institute of Technology, Durgapur)</i>	

Track 6C: Emerging Tech - II

An Efficient Design Approach for Implementation of 2 Bit Ternary Flash ADC Using Optimized Complementary TFET Devices	401
<i>Sanjay Vidhyadharan (BITS Pilani, Hyderabad Campus), Ramakant . (BITS Pilani, Hyderabad Campus), Abhay S.V (SRM Institute of Science and Technology, Chennai), A. Krishna Shyam (BITS Pilani, Hyderabad Campus), Mohit P. Hirpara (BITS Pilani, Hyderabad Campus), and Surya S. Dan (BITS Pilani, Hyderabad Campus)</i>	
Optimizing Quantum Circuits for Modular Exponentiation	407
<i>Rakesh Das (Indian Institute of Engineering Science and Technology, Shibpur), Anupam Chattopadhyay (Nanyang Technological University), and Hafizur Rahaman (Indian Institute of Engineering Science and Technology, Shibpur)</i>	
A Capacity-Aware Wash Optimization for Contamination Removal in Programmable Microfluidic Biochip Devices	413
<i>Piyali Datta (University of Calcutta), Arpan Chakraborty (University of Calcutta), and Rajat Kumar Pal (University of Calcutta)</i>	
Novel Low and High Threshold TFET Based NTI and PTI Cells Benchmarked with Standard 45 nm CMOS Technology for Ternary Logic Applications	419
<i>Ramakant . (BITS Pilani, Hyderabad Campus), Sanjay Vidhyadharan (BITS Pilani, Hyderabad Campus), A. Krishna Shyam (BITS Pilani, Hyderabad Campus), Mohit Hirpara (BITS Pilani, Hyderabad Campus), Tanmay Chaudhary (BITS Pilani, Hyderabad Campus), and Surya S. Dan (BITS Pilani, Hyderabad Campus)</i>	

Track 7A: Embedded Systems - III

Write Variation Aware Cache Partitioning for Improved Lifetime in Non-volatile Caches	425
<i>Arijit Nath (IIT Guwahati) and Hemangee K. Kapoor (IIT Guwahati)</i>	
Applying Modified Householder Transform to Kalman Filter	431
<i>Farhad Merchant (RWTH Aachen University), Tarun Vatsani (Indian Institute of Technology, Jodhpur), Anupam Chattopadhyay (Nanyang Technological University, Singapore), Soumyendu Raha (Indian Institute of Science, Bangalore), S K Nandy (Indian Institute of Science, Bangalore), Ranjani Narayan (Morphing Machines Pvt. Ltd., Bangalore), and Rainer Leupers (RWTH Aachen University)</i>	

Area Efficient & High Performance Word Line Segmented Architecture in 7nm FinFET SRAM Compiler	437
<i>Vinay Kumar (Synopsys India Pvt Ltd.), Neeraj Kapoor (Synopsys India Pvt. Ltd.), Sudhir Kumar (Synopsys India Pvt. Ltd.), Monila Juneja (Synopsys India Pvt. Ltd.), and Amit Khanuja (Synopsys India Pvt. Ltd.)</i>	
Design of an Optimized CMOS ELM Accelerator	443
<i>Manoj Kumar Sharma (Indian Institute of Technology Delhi), Umesh Chandra Lohani (Indian Institute of Technology Delhi), Vivek Parmar (Indian Institute of Technology Delhi), and Manan Suri (Indian Institute of Technology Delhi)</i>	

Track 7B: Digital Design - III

Design and Physical Implementation of Array Signal Processor ASIC for Sector Imaging Systems	448
<i>Jayaraj U Kidav (Karunya Institute of Technology and Sciences), N M Sivamangai (Karunya Institute of Technology and Sciences), M P Pillai (NIELIT), and Sreejeesh S G (NIELIT)</i>	
Low Power Design Technique in Passive Tag to Reduce the EMD Noise for Reliable Communication with Reader	454
<i>Rahul Pathak (NXP India Pvt. Ltd.), Raghavendra Kongari (NXP India Pvt. Ltd.), and Shankar Joshi (NXP India Pvt. Ltd.)</i>	
Allowing Switching off Periphery Voltage Island Instead of Doing it per Instance Through Periphery VDD Collapse in SRAMs	459
<i>Krashna Nand Mishra (Synopsys), Ruchin Jain (Synopsys), Shailendra Sharad (Synopsys), and Ravindra Shrivastava (Synopsys)</i>	
Majority Logic: Prime Implicants and n-Input Majority Term Equivalence	464
<i>Rajeswari Devadoss (Indian Institute of Technology, Delhi), Kolin Paul (Indian Institute of Technology, Delhi), and M Balakrishnan (Indian Institute of Technology, Delhi)</i>	

Track 7C: Power and Energy - II

Heterogeneity Aware Power Abstraction for Hierarchical Power Analysis	470
<i>Arun Joseph (IBM Systems), Spandana Rachamalla (IBM Systems), Shashidhar Reddy (IBM Systems), and Nagu Dhanwada (IBM Systems)</i>	
HEART: A Heterogeneous Energy-Aware Real-Time Scheduler	476
<i>Sanjay Moulik (Indian Institute of Information Technology, Guwahati), Rajesh Devaraj (Indian Institute of Technology, Guwahati), and Arnab Sarkar (Indian Institute of Technology Guwahati)</i>	
Adaptive Fractional Open Circuit Voltage Method for Maximum Power Point Tracking in a Photovoltaic Panel	482
<i>Shubham Negi (Indian Institute of Technology Kharagpur), Ashis Maity (Indian Institute of Technology Kharagpur), Amit Patra (Indian Institute of Technology Kharagpur), and Mrigank Sharad (Indian Institute of Technology Kharagpur)</i>	

Energy Efficient Power Distribution on Many-Core SoC	488
<i>Mustafa M. Shihab (Auburn University) and Vishwani Agrawal (Auburn University)</i>	

Interactive Presentation (IP) Poster Session

Current Collapse Reduction Technique Using N-Doped Buffer Layer into the Bulk Region of a Gate Injection Transistor	494
<i>Koushik Bharadwaj (Gauhati University, Guwahati), Ashok Ray (IIT Guwahati; NERIST, Nirjuli), Sushanta Bordoloi (IIT Guwahati, Guwahati; NIT Mizoram), and Gaurav Trivedi (IIT Guwahati)</i>	
Design and Analysis of a Minimally Invasive and ECG Controlled Ventricular Assistive Device	496
<i>Prajwal Prajwal Sharma (IIIT-Bangalore), Prashanthi K (IIIT-Bangalore), Vinay Chandrasekhar (IIIT-Bangalore), Krishna Nagaraja (IIIT-Bangalore), Vikas Vahiya (NIMHANS), and Madhav Rao (IIIT-Bangalore)</i>	
A Simple Synthesis Process for Combinational QCA Circuits: QSynthesizer	498
<i>Vaishali Dhare (Nirma University, Ahmedabad, India) and Usha Mehta (Nirma University, Ahmedabad, India)</i>	
Mapping of Boolean Logic Functions onto 3D Memristor Crossbar	500
<i>Naveen Murali G (Indian Institute of Technology Kharagpur), Peddireddi Satya Vardhan (Indian Institute of Technology Kharagpur), F. Lalchhandama (Indian Institute of Technology Kharagpur), Kamalika Datta (National Institute of Technology Meghalaya), and Indranil Sengupta (Indian Institute of Technology Kharagpur)</i>	
Stability Analysis of SRAM Designed Using In _{0.53} Ga _{0.47} As nFinFET with Underlap Region	502
<i>Jay Pathak (Sardar Vallabhabhai National Institute of Technology, India) and A D Darji (Sardar Vallabhabhai National Institute of Technology, India)</i>	
Neuromorphic Circuits on FDSOI Technology for Computer Vision Applications	504
<i>Dinesh Rajasekharan (Indian Institute of Technology Kanpur), Amit Ranjan Trivedi (University of Illinois at Chicago), and Yogesh Singh Chauhan (Indian Institute of Technology Kanpur)</i>	
Reconfigurable Digital Logic Gate Based on Neuromorphic Approach	506
<i>Navin Singhal (CSIR-Central Electronics Engineering Research Institute Pilani; Academy of Scientific and Innovative Research (AcSIR) Ghaziabad), M. Santosh (CSIR-Central Electronics Engineering Research Institute Pilani; Academy of Scientific and Innovative Research (AcSIR) Ghaziabad), and S.C. Bose (CSIR-Central Electronics Engineering Research Institute Pilani; Academy of Scientific and Innovative Research (AcSIR) Ghaziabad)</i>	
Realizing Boolean Functions Using Probabilistic Spin Logic (PSL)	508
<i>Vaibhav Agarwal (Indraprastha Institute of Information Technology, Delhi) and Sneha Saurabh (Indraprastha Institute of Information Technology, Delhi)</i>	

Comparative Study of Analog Matching Structures in 28FDSOI	510
<i>Varun Kumar Dwivedi (STMicroelectronics India Pvt. Ltd), Meenakshi Didharia (Texas Instruments), Madhvi Sharma (STMicroelectronics Pvt. Ltd.), and Manoj Kumar Sharma (STMicroelectronics Pvt. Ltd.)</i>	
A Model of Spurs for Delta-Sigma Fractional PLLs	512
<i>Debdut Biswas (Indian Institute of Technology Kharagpur) and Tarun Kanti Bhattacharyya (Indian Institute of Technology Kharagpur)</i>	
Exploiting Negative Control Lines and Nearest Neighbor for Improved Comparator Design	514
<i>Tathagato Bose (IBM Corporation, Bengaluru, India), Kamalika Datta (NIT Meghalaya, Meghalaya, India), and Indranil Sengupta (IIT Kharagpur, Kharagpur, India)</i>	
Intelligent Scheduling of Smart Appliances in Energy Efficient Buildings: A Practical Approach	516
<i>Nilotpal Chakraborty (Indian Institute of Technology Patna), Arijit Mondal (Indian Institute of Technology Patna), and Samrat Mondal (Indian Institute of Technology Patna)</i>	
Design and Implementation of Threshold Logic Functions Using Memristors	518
<i>Yaswanth Krishna Yadav Danaboina (Indian Institute of Technology, Kharagpur), Pravanjan Samanta (Indian Institute of Technology, Kharagpur), Kamalika Datta (National Institute of Technology, Meghalaya), Indrajit Chakrabarti (Indian Institute of Technology, Kharagpur), and Indranil Sengupta (Indian Institute of Technology, Kharagpur)</i>	
A Transimpedance Amplifier with Improved PSRR at High Frequencies for EMI Robustness	520
<i>Sana Mujeeb (AMS Semiconductors India Pvt. Ltd.) and Krishna Kanth Gowri Avalur (AMS Semiconductors India Pvt. Ltd.)</i>	
On-chip RF to DC Power Converter for Bio-Medical Applications	522
<i>Harshal Chapade (Indian Institute of Technology Bombay) and Rajesh Zele (Indian Institute of Technology Bombay)</i>	
Energy Efficient Communication with Lossless Data Encoding for Swarm Robot Coordination	525
<i>Karthik Narayanan (Intel Corporation), Vinayak Honkote (Intel Corporation), Dibyendu Ghosh (Intel Corporation), and Swamy Baldev (NIT Meghalaya)</i>	
Multi-application Based Network-on-Chip Design for Mesh-of-Tree Topology Using Global Mapping and Reconfigurable Architecture	527
<i>Mohit Upadhyay (BITS-Pilani, Hyderabad campus), Monil Shah (BITS-Pilani, Hyderabad campus), P. Veda Bhanu (BITS-Pilani, Hyderabad campus), Soumya J (BITS-Pilani, Hyderabad campus), and Linga Reddy Cenkeramaddi (University of Agder, Norway)</i>	
Extending STL BASOPs Used in 3GPP Codecs to Leverage Features of Modern DSP Architectures	529
<i>Ajay Homkar (Cadence Design Systems Inc., Pune, India), Satish Patil (Cadence Design Systems Inc., Pune, India), Lukman Rahumathulla (Cadence Design Systems Inc., Pune, India), Raj Pawate (Cadence Design Systems Inc., San Jose, USA), and Sachin Ghanekar (Cadence Design Systems Inc., Pune, India)</i>	
A Machine Learning Based Approach to Predict Power Efficiency of S-Boxes	531
<i>Rajat Sadhukhan (Indian Institute of Technology-Kharagpur), Nilanjan Datta (Indian Institute of Technology-Kharagpur), and Debdeep Mukhopadhyay (Indian Institute of Technology-Kharagpur)</i>	

RF and RFID Based Object Identification and Navigation System for the Visually Impaired	533
<i>Gaurav Mishra (Shiv Nadar University), Urvi Ahluwalia (Shiv Nadar University), Karan Praharaj (Shiv Nadar University), and Shreyangi Prasad (Shiv Nadar University)</i>	
Design and Implementation of Low-Power High-throughput PRNGs for Security Applications	535
<i>Bikram Paul (Indian Institute of Technology Guwahati), Apratim Khobragade (National Institute of Technology Tiruchirapalli), Soumith Javvaji Sai (National Institute of Technology Tiruchirapalli), Sushree Sila P. Goswami (Indian Institute of Technology Guwahati), Sunil Dutt (Indian Institute of Technology Guwahati), and Gaurav Trivedi (Indian Institute of Technology Guwahati)</i>	
Hardware Trojan Detection by Stimulating Transitions in Rare Nets	537
<i>Tapobrata Dhar (Indian Institute of Engineering Science and Technology, Shibpur), Surajit Kumar Roy (Indian Institute of Engineering Science and Technology, Shibpur), and Chandan Giri (Indian Institute of Engineering Science and Technology, Shibpur)</i>	
Continuous Transparent Mobile Device Touchscreen Soft Keyboard Biometric Authentication	539
<i>Timothy Dee (Iowa State University), Ian Richardson (Iowa State University), and Akhilesh Tyagi (Iowa State University)</i>	
Design of a Charge Sensitive Amplifier for Silicon Particle Detector in BCD 180 nm Process	541
<i>Indu Yadav (Indian Institute of Technology Mandi), Ashish Joshi (Indian Institute of Technology Mandi), Ettore Ruscino (INFN Sezione di Genova, Italy and Universit`a degli Studi di Genova), Valentino Liberali (INFN Sezione di Milano, Italy and Universit`a degli Studi di Milano), Attilio Andreazza (INFN Sezione di Milano, Italy and Universit`a degli Studi di Milano), and Hitesh Shrimali (Indian Institute of Technology Mandi)</i>	
WCET-Aware Stack Frame Management of Embedded Systems Using Scratchpad Memories	543
<i>Yooseong Kim (Synopsys Inc.), Mohammad Khayatian (Arizona State University), and Aviral Shrivastava (Arizona State University)</i>	
Self-Organizing Maps-Based Flexible and High-Speed Packet Classification in Software Defined Networking	545
<i>Shih-Chang Hung (Michigan State University), Nick Iliev (University of Illinois at Chicago), Balajee Vamanan (University of Illinois at Chicago), and Amit Ranjan Trivedi (University of Illinois at Chicago)</i>	
A 0.8V V _{MIN} Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Repeated-Pulse Wordline Suppression Scheme	547
<i>Ashish Kumar (STMicroelectronics Pvt. Ltd. , Greater Noida, India), Mohammad Aftab Alam (Zia Semiconductor Pvt. Ltd.), and Gangaikondan S Visweswaran (Indraprastha Institute of Information Technology, New Delhi, India)</i>	
Author Index	549