

# 5. Prototyping and Validation

**DR. B. I. MORSHED**

ASSOCIATE PROFESSOR  
COMPUTER SCIENCE  
TEXAS TECH UNIVERSITY

---

**Embedded Systems/Cyber Physical Systems**

**CS 4380 / CS 5331**

# Outline

---

## Prototyping

- IDE
- Debuggers
- Simulators
- Testing

## Functional Verification

- Considerations for Control Systems

## Timing Verification

- Considerations for Scheduling

## Formal Verification

## Validation

# Goal of Tests

---

1. **Production test**
2. Is there any way of using test patterns for production test already during the design?
3. **Test for faults after delivery to customer**

# Why is testing of ES difficult?

---

- Embedded/cyber-physical systems integrated into a physical environment may be safety-critical. As a result, expectations for the product quality are higher than for non-safety critical systems.
- Testing of timing-critical systems has to validate the correct timing behavior. This means that just testing the functional behavior is not sufficient.
- Testing embedded/cyber-physical systems in their real environment may be dangerous.

# Scope of Testing

---

**Testing** includes

- the application of test patterns to the inputs of the device under test (**DUT**)
- the observation of the results.

More precisely, testing requires the following steps:

1. test pattern generation,
2. test pattern application,
3. response observation, and
4. result comparison.

# Testing Approaches

---

Typically, 3 test approaches are used:

1. Simulation (or emulation)
2. Use of a development system
3. Printed circuit board implementation


## 1. Simulator/Emulator:

A **simulator** captures the needed behaviour of the target system

An **emulator** captures all component of the target system

# Simulator

## Example of Output Waveform



# Validating functional behavior by simulation

---

Various levels of abstractions used for simulations:

- High-level of abstraction: fast, but sometimes not accurate
- Lower level of abstraction: slow and typically accurate
- Choosing a level is always a compromise



# 1. Rapid prototyping/Emulation

---


- **Prototype:** Embedded system that can be generated quickly and behaves very similar to the final product.
- May be larger, more power consuming and have other properties that can be accepted in the validation phase
- Can be built, for example, using FPGAs.

Example:  
Quickturn Cobalt  
System (1997),  
~0.5M\$ for  
500kgate entry  
level system




Source & ©: <http://www.eedesign.com/editorial/1997/toolsandtech9703.html>

## 2. Development Boards



Dragon12-plus board from Wytec




A 9S12DP512 system from Technological Arts (#AD9S12DP512MO).


# Daughter boards

Plug-and-play boards



Example: Voltage level interface (5 V  $\leftrightarrow$  3.3 V)



Bluetooth Module  
for Arduino




WiFi Module  
for Arduino



L298N DC motor  
drive module for  
Arduino




### 3. Prototyping with Customized Board (with PCB)




courtesy of Jonathan Valvano

# Integrated Development Environment (IDE)




## Code warrior (Motorola)

# IDE for AVR Studio



AVR Studio (Atmel)

# IDE for Altera FPGA



Altera FPGA

# Debugging

---

## Software level:

- Simulator
- Emulator
- Monitor
- Profiler


## Hardware level:

- Logic analyzer
- Background debug module (BDM)
- In-circuit debugger (ICD)




# Logic Analyzer for Debugging

*For 1 or 2 channels, use oscilloscope*



# MCU Programmer and Debugger



Courtesy of Jonathan Valvano

**Figure 2.40**

P&E Microcomputer Systems Multilink BDM connected to a DragonFly12 ([www.evplus.com](http://www.evplus.com))

BDM: Background Debug Mode

# Design for testability


---

If testing comes in as an afterthought, testing may be very complicated and expensive

- 👉 Try to consider testing already during the design!
- 👉 Design for testability (DFT)
- 👉 Important for finite state machines (FSMs) and, hence, embedded systems.

# JTAG (Boundary scan)

- JTAG defines a 4..5-wire serial interface to access complex ICs .. Any compatible IC contains shift registers & FSM to execute the JTAG functions.
- **TDI**: test data in; stored in instruction register or in one of the data registers.  
**TDO**: test data out  
**TCK**: clock  
**TMS**: controls the state of the test access port (TAP).  
Optional **TRST**\* is reset signal.




## IEEE 1149.1 Device Architecture

Source: <http://www.jtag.com/brochure.php>

# JTAG (Boundary scan) on PCB


- ▣ Defines method for setting up a scan chain on a PCB



*Applications of Boundary-Scan*

Source: <http://www.jtag.com/brochure.php>

# CPS Example



# Testing of CPS


---

Microcomputers are widely employed in CPS:

- automotive ABS, ignition and fuel systems
- household appliances
- smart weapons
- industrial robots
- pacemakers

## ▣ Strategy

- ▣ *plant* is a system that is intended to be controlled
- ▣ collect information concerning the plant – data acquisition system (DAS)
- ▣ compare with desired performance
- ▣ generate outputs to bring plant closer to desired performance




# Closed-loop System

---

## Closed-loop control


- feedback loop implementation
  - suitable for complex plant
- sensors and state estimator produce representation/estimation of state variables
- these values are compared to desired values
- control software generates control commands based upon the differences between estimated and desired values





# Closed Loop Controller Algorithms

## PI: Proportional Integral Controller



## PID: Proportional Integral Derivative Controller

$$u(t) = MV(t) = K_p e(t) + K_i \int_0^t e(\tau) d\tau + K_d \frac{d}{dt} e(t)$$

$K_p$ : Proportional gain, a tuning parameter


$K_i$ : Integral gain, a tuning parameter

$K_d$ : Derivative gain, a tuning parameter

$e$ : Error =  $SP - PV$

$t$ : Time or instantaneous time (the present)

$\tau$ : Variable of integration; takes on values from time 0 to the present  $t$ .



# Adaptive Intelligent Controllers

---

Fuzzy logic

Artificial Neural Network (ANN)

Genetic Algorithm (GA)

Neuro-Fuzzy logic

## **Characteristics:**

- Non-linear
- Adaptive
- Can be trained
- Intelligence

# Control Systems Metrics


---

## Performance metrics

- steady-state controller error
  - an average value of the difference between desired and actual performance
- transient response
  - how quickly the system responds to change
- stability
  - system output changes smoothly – without oscillation or unlimited excursions

# Functional Verification


**Functional Verification** is defined as the process of verifying that a design meets its specification from a functional perspective.



# Timing Verification

---


**Timing verification** refers to verifying that a system is fast enough to run without errors at the targeted clock rate.



# Timing Scheduling


---

- Set of tasks is **schedulable** under a set of constraints, if a schedule exists for that set of tasks & constraints.
- **Exact tests** are NP-hard in many situations.
- **Sufficient tests**: sufficient conditions for schedule checked. (Hopefully) small probability of not guaranteeing a schedule even though one exists.
- **Necessary tests**: checking necessary conditions. Used to show no schedule exists. There may be cases in which no schedule exists & we cannot prove it.



# Scheduling Cost functions


- **Cost function:** Different algorithms aim at minimizing different functions.
- **Def.: Maximum lateness =**  
 $\max_{\text{all tasks}} (\text{completion time} - \text{deadline})$   
Is  $< 0$  if all tasks complete before deadline.





# Scheduling deadlines

---



- ▣ **Def.:** A time-constraint (deadline) is called **hard** if not meeting that constraint could result in a catastrophe [Kopetz, 1997].
- ▣ All other time constraints are called **soft**.

# Task periodicity

---

- **Def.:** Tasks which must be executed once every  $p$  units of time are called **periodic** tasks.  $p$  is called their period. Each execution of a periodic task is called a **job**.
- All other tasks are called **aperiodic**.
- **Def.:** Tasks requesting the processor at unpredictable times are called **sporadic**, if there is a minimum separation between the times at which they request the processor.
- **Dynamic/online scheduling:**  
Processor allocation decisions (scheduling) at run-time; based on the information about the tasks arrived so far.


# Time-triggered systems

---

*In an entirely time-triggered system, the temporal control structure of all tasks is established **a priori** by off-line support-tools. This temporal control structure is encoded in a **Task-Descriptor List (TDL)** that contains the cyclic schedule for all activities of the node.*

*The dispatcher is activated by the synchronized clock tick. It looks at the TDL, and then performs the action that has been planned for this instant [Kopetz].*

- It can be easily checked if timing constraints are met.  
The disadvantage is that the response to sporadic events may be poor.




# Scheduling approaches

---

- **Earliest Due Date (EDD):** Execute task with earliest due date (deadline) first.

Uniprocessor with equal arrival times




EDD requires all tasks to be sorted by their (absolute) deadlines. Hence, its complexity is  $O(n \log(n))$ .

**Preemption is not useful.**

# Scheduling approaches

---

- **Earliest deadline first (EDF) algorithm:**
  - Each time a new ready task arrives:
  - It is inserted into a queue of ready tasks, sorted by their **absolute** deadlines. Task at head of queue is executed.
  - If a newly arrived task is inserted at the head of the queue, the currently executing task is preempted.
- Straightforward approach with sorted lists (full comparison with existing tasks for each arriving task) requires run-time  $O(n^2)$ ; (less with binary search or bucket arrays).



# Scheduling approaches

---


## As soon as possible (ASAP) scheduling

ASAP: **All tasks are scheduled as early as possible**

Loop over (integer) time steps:

- Compute the set of unscheduled tasks for which all predecessors have finished their computation
- Schedule these tasks to start at the current time step.

# As soon as possible (ASAP) scheduling example



# Formal verification

---

- ▣ Formal verification = formally proving a system correct, using the language of mathematics.
- ▣ Formal model required. Obtaining this cannot be automated.
- ▣ Model available ➡ try to prove properties.
- ▣ Even a formally verified system can fail (e.g. if assumptions are not met).
- ▣ Classification by the type of logics.
- ▣ **Ideally:** Formally verified tools transforming specifications into implementations (“*correctness by construction*”).
- ▣ **In practice:** Non-verified tools and manual design steps  
➡ validation of each and every design required Unfortunately has to be done at intermediate steps and not just for the final design ➡ Major effort required.





# Validation and Evaluation

---

Validation is the process of checking whether or not a certain (possibly partial) design is appropriate for its purpose, meets all constraints and will perform as expected (yes/no decision).

Validation with mathematical rigor is called (formal) verification.

Evaluation is the process of computing quantitative information of some key characteristics of a certain (possibly partial) design.

# Validation Challenges

---

Dependability and correctness are central concerns in embedded systems design.

A program may have the possibility of deadlock, for example, but nonetheless run correctly for years without the deadlock ever appearing.

Due to physical aspect of the DUT, not all scenarios are testable, as well as it might be expensive (cost, time).

Programmers have to be very cautious, but reasoning about the programs is sufficiently difficult that programming errors are likely to persist.

# Performance Evaluation

---


- **Estimated performance values:**  
Difficult to generate sufficiently precise estimates;  
Balance between run-time and precision

- **Accurate performance values:**  
As precise as the input data is.



We need to compute **average** and **worst case** execution times

# Worst/best case execution times



## Requirements on WCET estimates:

- *Safeness*:  $WCET \leq WCET_{EST}$ !
- *Tightness*:  $WCET_{EST} - WCET \rightarrow \text{minimal}$

# Chapter Summary

---

## Prototyping

- IDE
- Simulation
- Testing
- Debugging

## Functional Verification

- Considerations for Control Systems

## Timing Verification

- Considerations for Scheduling

## Formal Verification

## Validation