


### INDIAN INSTITUTE OF TECHNOLOGY ROORKEE









(c) Programmable logic array (PLA)

#### **FIGURE 7.13**

**Basic configuration of three PLDs** 

The PAL is a programmable logic device with a fixed OR array and a programmable AND array.

Because only the AND gates are programmable, the PAL is easier to program than, but is not as flexible as, the PLA.

# Sample PAL

A sample PAL with four inputs and four outputs.

Each input has a buffer—inverter gate, and each output is generated by a fixed OR gate.

There are four sections in the unit, each composed of an AND–OR array with three programmable AND gates in each section and one fixed OR gate.




FIGURE 7.16
PAL with four Inputs, four outputs, and a three-wide AND-OR structure

# Sample PAL

Each AND gate has 10 programmable input connections

The horizontal line symbolizes the multiple-input configuration of the AND gate.

One of the outputs is connected to a buffer—inverter gate and then fed back into two inputs of the AND gates.




FIGURE 7.16
PAL with four inputs, four outputs, and a three-wide AND-OR structure

In designing with a PAL, the Boolean functions must be simplified to fit into each section.

Unlike the situation with a PLA, a product term cannot be shared among two or more OR gates.

Therefore, each function can be simplified by itself, without regard to common product terms.

The number of product terms in each section is fixed, and if the number of terms in the function is too large, it may be necessary to use two sections to implement one Boolean function.

# Example of PAL

Implement this on PAL.

$$w(A, B, C, D) = \sum (2, 12, 13)$$
  
 $x(A, B, C, D) = \sum (7, 8, 9, 10, 11, 12, 13, 14, 15)$   
 $y(A, B, C, D) = \sum (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$   
 $z(A, B, C, D) = \sum (1, 2, 8, 12, 13)$ 

# Example of PAL

Simplifying the four functions to a minimum number of terms results in the following Boolean functions:

$$w = ABC' + A'B'CD'$$

$$x = A + BCD$$

$$y = A'B + CD + B'D'$$

$$z = ABC' + A'B'CD' + AC'D' + A'B'C'D$$

$$= w + AC'D' + A'B'C'D$$

The PAL programming table is similar to the one used for the PLA, except that only the inputs of the AND gates need to be programmed.

# Example of PAL

**Table 7.6** *PAL Programming Table* 

	AND Inputs			uts				
Product Term	A	В	C	D	w	Outputs		
1	1	1	0	_	_	w = ABC' + A'B'CD'		
2	0	0	1	0	_			
3	_	_	_	_	_			
4	1	_	_	_	_	x = A + BCD		
5	_	1	1	1	_			
6	_	_	_	_	_			
7	0	1	_	_	_	y = A'B + CD + B'D'		
8	_	_	1	1	_			
9	_	0	_	0	_			
10	_	_	_	_	1	z = w + AC'D' + A'B'C'D		
11	1	_	0	0	_			
12	0	0	0	1	_			

# Fuse map

If the AND gate is not used, we leave all its input fuses intact.

Since the corresponding input receives both the true value and the complement of each input variable, we have AA'=0 and the output of the AND gate is always 0.




FIGURE 7.17
Fuse map for PAL as specified in Table 7.6


## Problem - 7.25


The following is a truth table of a three-input, four-output combinational circuit:


Inputs		Outputs				
x	y	z	A	В	c	D
0	0	0	0	1	0	0
0	0	1	1	1	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	1	1	1	0
1	0	1	0	0	0	1
1	1	0	1	0	1	0
1	1	1	0	1	1	1


Tabulate the PAL programming table for the circuit, and mark the fuse map in a PAL diagram similar to the one shown in Fig. 7.17.


## **Solution - 7.25**












	AND et Inputs	
term	хухА	Outputs
1 2 3	- 1 0 - 1 - 0 - 0 0 1 -	A = yz' + xz' + x'y'z
4 5 6	- 0 0 - 0 0 - 1 1 -	B = y'z' + x'y' + yz
7 8 9	111-	C = A + xyz
10 11 12	1 - 0 1	D = z + x'y

# Solution – 7.25 (continued)



AND Product Inputs term x y z A	Outputs
1 - 1 0 - 2 1 - 0 - 3 0 0 1 -	A = yz' + xz' + x'y'z
4 - 0 0 - 5 0 0 6 - 1 1 -	B = y'z' + x'y' + yz
7 1 8 1 1 1 - 9	C = A + xyz
10 1 - 11 0 1 12	D = z + x'y