


A1

32 KB Direct Cache =  $2^{15}$  Bytes.

Array element size = 8 Bytes

No of array element that could be in one

$$\text{Block} = \frac{128}{8} = 16$$



When an array is accessed.  
~~16~~ 16 element of row caches

Thus for the first row of array no of times we have to fetch data to cache

$$= \frac{512}{16} = 32$$


Thus

Miss

$$32 \times 512 = M1$$

⑥

Data is getting accessed Column Wise



Thus every data access in P2 would result in miss

$$\frac{M1}{M2} = \frac{32 \times 512}{512 \times 512} = \frac{1}{16}$$



Answer no 2

$$\text{Direct Cache Size} = 8 \text{ KB} = 2^{13} \text{ Bytes}$$

$$\text{Block Size} = 16 \text{ Bytes}$$

$$\text{No of array elements in one block} = \frac{16}{4} = 4$$

$$\text{No of lines in Cache} = \frac{2^{13}}{2^4} = 2^9 = 512 \quad \text{--- (1)}$$


$$\text{No of lines needed for } \text{caching all array ele} = \frac{2048}{4} = 512 \quad \text{--- (2)}$$

Since (2) is not greater than (1) there would be no conflicts

A[0] A[1] A[2] A[3]

⋮

A[2024] A[2025] A[2026] A[2027]



organization of  
array element  
in cache  
No conflicts

⑥ No of Cache misses while accessing data  
in reverse order = {forward order = no of lines = 512}

\* Since there is no conflict miss.  
every one would be  
cold miss



# Answer no 3

2 Way set associative cache, hence 2 blocks per set  
 No of sets in cache =  $\frac{256}{2} = 128$

Block indexing to cache is determined by,

$$C = j \bmod m$$

$j \rightarrow$  Memory block

$m \rightarrow$  No of sets

(For first pass)

SNO	BNo	Indexing $\xrightarrow{BNo \bmod 128}$	Miss	SNo of Block evicted
1	0	0	Compulsary	N/A
2	128	0	Compulsary	N/A
3	256	0	Compulsary	(1)
4	128	0	No Miss	N/A
5	0	0	Conflict	(3)
6	128	0	No Miss	N/A
7	256	0	Conflict	(5)
8	128	0	No Miss	N/A
9	1	1	Compulsary	N/A
10	129	1	Compulsary	N/A
11	257	1	Compulsary	(9)
12	129	1	No Miss	N/A
13	1	1	Conflict	(11)
14	129	1	No Miss	N/A
15	257	1	Conflict	(13)
16	129	1	No Miss	N/A

to  
 According definition  
 Compulsary  
 miss  
 and no  
 conflict  
 miss

4 conflict Miss



After 1st pass set 0 has 128, 256 and set 1 has 129, 257 blocks

(For second pass)

SNo	BNb	Indexing	Miss.	S/no of block evicted
1	0	0	Conflict	(7) from last table
2	128	0	No Miss	N/A
3	256	0	Conflict	(1)
4	128	0	Hit	N/A
5	0	0	Conflict	(3)
6	128	0	Hit	N/A
7	256	0	Conflict	(5)
8	128	0	Hit	N/A
9	1	1	Conflict	(15) from last table
10	129	1	Hit	N/A
11	257	1	Conflict	(9)
12	129	1	Hit	N/A
13	1	1	Conflict	(11)
14	129	1	Hit	N/A
15	257	1	Conflict	(13)
16	129	1	Hit	N/A
<hr/>				<hr/>
8 Conflict Miss				

After second pass set 0 has 128, 256 and set 1 has 129, 257 blocks  
 Since the contents of cache and access pattern are same same  
 8 conflict in next iterations

Total no of Conflict Miss = (4) + (1 × 8) second to tenth  
 = 4 + 72  
 = 76

Answer no 4

i)

IF  $\rightarrow$  ID  $\rightarrow$  OF  $\rightarrow$  EX  $\rightarrow$  WB

5  $\xrightarrow{\downarrow 2}$  4  $\xrightarrow{\downarrow 2}$  20  $\xrightarrow{\downarrow 2}$  10  $\xrightarrow{\downarrow 2}$  3.

Clock speed of pipeline

$$= \max(7, 6, 22, 12, 3) \\ = 22$$

Time taken to execute 20 instructions.

$$= (K + (n-1)) \times T_p \rightarrow \text{clock speed}$$

$$= \underset{\substack{\downarrow \\ \text{stages}}}{(5+19)} \times 22 = 24 \times 22$$

ii)

IF  $\rightarrow$  ID  $\rightarrow$  OF  $\rightarrow$  EX  $\rightarrow$  WB.

5  $\xrightarrow{\downarrow 2}$  4  $\xrightarrow{\downarrow 2}$  12  $\xrightarrow{\downarrow 2}$  8  $\xrightarrow{\downarrow 2}$  10  $\xrightarrow{\downarrow 2}$  3.

$$\text{Clock speed of pipeline} = \max(7, 6, 14, 10, 12, 3) = 14$$

Time taken thus


$$= (K + (n-1)) T_p$$

$$= (6+19) \times 14 = 25 \times 14.$$

$$\text{speedup} = \frac{\text{Naive Implemen}}{\text{Efficient}} = \frac{24 \times 22}{25 \times 14} = \frac{528}{350} \\ = \underline{\underline{1.508}}$$



Answer no 5



Answer no 6 ①

int a[10] b[10], i

↳ Each integer is 32 bits / 4 bytes

Hence consecutive block of int array,  
is 4 bytes apart

L01: jeq, r1, r2, end

→ If  $(r1 == r2)$  go to end.

L02: lw, r5, 0(r4)

→  $r5 \leftarrow \text{Memory}[r4 + 0]$

\*\*  $r4$  has base address  
of array b. Hence  $r5$   
has element of array b.

L03: shll r5, r5, 01

→  $r5 \leftarrow r5 \ll 01$

✓  $|01| = 3$

\*\* Multiplying array  
element by 8 hence left  
shift 3 ( $a[i] = b[i] \times 8$ ).

L04: sw, r5, 0(r3)

→  $\text{Memory}[r3 + 0] \leftarrow r5$

\* Storing content of b  
to array a for  
specific index



②

L05: add r3, r3, U2

L06: add r4, r4, U3

$$\rightarrow r3 = r3 + U2$$

$$r4 = r4 + U3$$

$$\checkmark \boxed{U2 = U3 = 4}$$

\* Incrementing the address  
to point to next memory loc  
in a and b which is  
4 bytes long.

L07: add r1, r1, 1  $\rightarrow r1 = r1 + 1$   
\* Incrementing  $\hat{i}$  index

L08: jmp U4  $\rightarrow$  go to U4  
 $\checkmark \boxed{U4 = L01}$

\* After incrementing  $\hat{i}$   
index we have to  
check for loop cond<sup>n</sup>  
which is L01