

VSDp + VDSn = VD

If  $V_{in} = \frac{V_{DD}}{2}$  and  $V_{out}$  has settled at  $R'_{s}$  steady state value

PMOS & NMOS both are ON.

Vin 1 > Voisn 1 > In1 > Vout 1 > Vosn 1 VSGIP J IDPJ Ispt Vspt = Vspt = -> (C<sub>L</sub> discharges)


Finally,


a steady state Ip = In


As Vin 1 -> Vout & and In = In


when Vin = 0, Vout = VD

-> Because gate of MOSFET acts as capacitos, we use capacitor for Vout.











\* Indirectly, clock frequency / signal is dependent on delay of logic gates.

tp (HL)



Calculation of delays: -



 $\frac{1}{1} \frac{1}{1} \frac{1}$ 

