



# System Software

## CSN-252

### Introduction



	LDA	ALPHA		LDS	INCR
	ADD	INCR		LDA	ALPHA
	SUB	ONE		ADDR	S, A
	STA	BETA		SUB	#1
	LDA	GAMMA		STA	BETA
	ADD	INCR		LDA	GAMMA
	SUB	ONE		ADDR	S, A
	STA	DELTA		SUB	#1
	:			STA	DELTA
ONE	WORD	1		:	
ALPHA	RESW	1	ALPHA	RESW	1
BETA	RESW	1	BETA	RESW	1
GAMMA	RESW	1	GAMMA	RESW	1
DELTA	RESW	1	DELTA	RESW	1
INCR	RESW	1	INCR	RESW	1

- avoids the need to fetch INCR from memory each time it is used in the calculation
- use of immediate addressing for the constant 1
- Memory space / memory references

	LDA	ALPHA		LDS	INCR
	ADD	INCR		LDA	ALPHA
	SUB	ONE		ADDR	S, A
	STA	BETA		SUB	#1
	LDA	GAMMA		STA	BETA
	ADD	INCR		LDA	GAMMA
	SUB	ONE		ADDR	S, A
	STA	DELTA		SUB	#1
	:			STA	DELTA
ONE	WORD	1		:	
ALPHA	RESW	1	ALPHA	RESW	1
BETA	RESW	1	BETA	RESW	1
GAMMA	RESW	1	GAMMA	RESW	1
DELTA	RESW	1	DELTA	RESW	1
INCR	RESW	1	INCR	RESW	1
▪ Instruction Fetch		8			9
▪ Operand Fetch		6			3
▪ Instruction Execute		8			9
▪ Store result		2			2

Program to copy one 11-byte character string to another



	LDX	ZERO			
MOVCH	LDCH	STR1, X		LDT	#11
	STCH	STR2, X		LDX	#0
	TIX	ELEVEN	MOVCH	LDCH	STR1, X
	JLT	MOVCH		STCH	STR2, X
	:			TIXR	T
STR1	BYTE	C'TEST STRING'		JLT	MOVCH
:				:	
STR2	RESB	11	STR1	BYTE	C'TEST STRING'
ZERO	WORD	0	STR2	RESB	11
ELEVEN	WORD	11			


### Input and Output

INLOOP	TD	INDEV
	JEQ	INLOOP
	RD	INDEV
	STCH	DATA
	.	
	.	
OUTP	TD	OUTDEV
	JEQ	OUTP
	LDCH	DATA
	WD	OUTDEV
	.	
	.	
INDEV	BYTE	X'F1'
OUDEV	BYTE	X'05'
DATA	RESB	1

## Some Examples

## 8086 Internal Configuration






### Example

(BX) = 0158      (DI) = 10A5

disp = 1B57      (DS) = 2100

- Direct
- Register indirect assuming BX
- Register relative assuming BX
- Based indexed
- Relative based indexed



- Byte 1: contains opcode, d-bit and w-bit
  - D-bit: Tells the register operand in REG field in byte 2 is source or destination operand
  - W-bit: specifies whether the operation will be performed on 8 bit or 16-bit data
- Byte 2: REG field is used to identify the register for the first operand
  - Example: REG = 0, W = 0 / 1 => AL / AX
  - 2-bit MOD field and 3-bit R/M field specify the second operand

Mode		Displacement
0	0	Disp = 0 Low order and High order displacement are absent
0	1	Only Low order displacement is present with sign extended to 16-bits.
1	0	Both Low-order and High-order displacements are present.
1	1	r/m field is treated as a 'Reg' field.


11	
W = 0	W = 1
AL	AX
CL	CX
DL	DX
BL	BX
AH	SP
CH	BP
DH	SI
BH	DI

Mode		Displacement
0	0	Disp = 0 Low order and High order displacement are absent
0	1	Only Low order displacement is present with sign extended to 16-bits.
1	0	Both Low-order and High-order displacements are present.
1	1	r/m field is treated as a 'Reg' field.

R/M	Operand Address
0 0 0	EA = (BX) + (SI) + Displacement
0 0 1	EA = (BX) + (DI) + Displacement
0 1 0	EA = (BP) + (SI) + Displacement
0 1 1	EA = (BP) + (DI) + Displacement
1 0 0	EA = (SI) + Displacement
1 0 1	EA = (DI) + Displacement
1 1 0	EA = (BP) + Displacement
1 1 1	EA = (BX) + Displacement

## MIPS instruction formats

- addressing modes encoded into the opcode
- fixed length encoding for performance



## Data Addressing Modes

immediate, displacement

→ register indirect, absolute addressing

DADDIU R4, R2, #3       $\text{Regs}[\text{R4}] \leftarrow \text{Regs}[\text{R2}] + 3$

LD R4, 100(R1)       $\text{Regs}[\text{R4}] \leftarrow \text{Mem}[100 + \text{Regs}[\text{R1}]]$