

ONE ALPHA BETA GAMMA	RESW RESW	1 1 1	ALPHA BETA GAMMA DELTA	RESW RESW	INCR ALPHA S, A #1 BETA GAMMA S, A #1 DELTA
DELTA	RESW	1	DELTA INCR	RESW RESW	1
INCR	RESW	1	IIICI	ICLS W	1


- avoids the need to fetch INCR from memory each time it is used in the calculation
- use of immediate addressing for the constant 1
- Memory space / memory references


```
LDA
                  ALPHA
                                         LDS
                                                INCR
            ADD
                  INCR
                                                ALPHA
                                         LDA
            SUB
                  ONE
                                          ADDR S, A
            STA
                  BETA
                                         SUB
                                                #1
                                         STA
                                                BETA
            LDA
                  GAMMA
            ADD
                  INCR
                                         LDA
                                                GAMMA
            SUB
                  ONE
                                         ADDR S, A
            STA
                  DELTA
                                          SUB
                                         STA
                                                DELTA
ONE
            WORD 1
ALPHA
            RESW 1
                             ALPHA
                                          RESW 1
BETA
            RESW 1
                             BETA
                                          RESW 1
GAMMA
            RESW 1
                             GAMMA
                                         RESW 1
DELTA
            RESW 1
                             DELTA
                                         RESW 1
INCR
            RESW 1
                             INCR
                                          RESW 1
                                           9
Instruction Fetch
                        8
Operand Fetch
                        6
                                           3
■ Instruction Execute
                        8
                                           9
                        2
                                           2
■ Store result
```


```
Program to copy one 11-byte character
string to another
              ZERO
       LDX
MOVCH LDCH STR1, X
                                              LDT
                                                     #11
       STCH
              STR2, X
                                              LDX
                                                      #0
       TIX
              ELEVEN
                               MOVCH
                                              LDCH
                                                     STR1, X
       JLT
              MOVCH
                                                     STR2, X
                                              STCH
                                              TIXR
STR1
       BYTE C'TEST STRING'
                                              JLT
                                                     MOVCH
STR2
       RESB 11
                                STR1
                                              BYTE
                                                     C'TEST STRING'
       WORD 0
ZERO
                                              RESB
                                STR2
                                                     11
ELEVEN WORD 11
```

Input and 0	Output		
INLOOP	TD JEQ RD STCH	INDEV INLOOP INDEV DATA	
OUTP	TD JEQ LDCH WD	OUTDEV OUTP DATA OUTDEV	
INDEV OUDEV DATA	BYTE BYTE RESB	X'F1' X'05' 1	

Some Examples








Example

$$(BX) = 0158$$
 $(DI) = 10A5$

disp =
$$1B57$$
 (DS) = 2100

- Direct
- Register indirect assuming BX
- Register relative assuming BX
- Based indexed
- Relative based indexed



- · Byte 1: contains opcode, d-bit and w-bit
 - D-bit: Tells the register operand in REG field in byte
 2 is source or destination operand
 - W-bit: specifies whether the operation will be performed on 8 bit or 16-bit data
- Byte 2: REG field is used to identify the register for the first operand
 - Example: REG = 0, W = 0 / 1 => AL / AX
 - 2-bit MOD field and 3-bit R/M field specify the second operand

Mo	ode	Displacement
0	0	Disp = 0 Low order and High order displacement are absent
0	1	Only Low order displacement is present with sign extended to 16-bits.
1	0	Both Low-order and High-order displacements are present.
1	1	r/m field is treated as a 'Reg' field.

1	1
W = 0	W = 1
AL	AX
CL	CX
DL	DX
BL	BX
AH	SP
СН	BP
DH	SI
ВН	DI

Me	ode	Displacement
0	0	Disp = 0 Low order and High order displacement are absent
0	1	Only Low order displacement is present with sign extended to 16-bits
1	0	Both Low-order and High-order displacements are present.
1	1	r/m field is treated as a 'Reg' field.

R/M	Operand Address
000	EA = (BX) + (SI) + Displacement
001	EA = (BX) + (DI) + Displacement
010	EA = (BP) + (SI) + Displacement
011	EA = (BP) + (DI) + Displacement
100	EA = (SI) + Displacement
101	EA = (DI) + Displacement
110	EA = (BP) + Displacement
111	.EA = (BX) + Displacement

MIPS instruction formats

- addressing modes encoded into the opcode
- fixed length encoding for performance

I-type 6 5 5 16

opcode rs rt immediate

R-type

opcode rs rt rd shamt func

J-type

opcode Offset added to PC

Data Addressing Modes

immediate, displacement

register indirect, absolute addressing

DADDIU R4, R2, #3 Regs[R4] \leftarrow Regs[R2]+3

LD R4, 100(R1) Regs[R4] \leftarrow Mem[100+Regs[R1]]