


ECN-104



Digital  
Logic  
Design

# LOGIC GATES





$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$






• XOR:  $\overline{A} \cdot B + \overline{B} \cdot A$






• Universal Gates: NAND and NOR are known as Universal gates because they can be used to obtain AND, OR, NOT gates.



► Using NAND gate:



4 NAND → XOR

Using NOR gate:





## • Laws of Boolean Algebra:

① Annulment law:  $A \cdot 0 = 0$ ,  $A + 1 = 1$ ,  $A + 0 = A$ ,  $A \cdot 1 = A$ .

② Identity law:  $A + 0 = A$ ,  $A \cdot 1 = A$

③ Idempotent law:  $A + A = A$ ,  $A \cdot A = A$

④ Complement law:  $A \cdot \overline{A} = 0$ ,  $A + \overline{A} = 1$

⑤ Commutative law:  $A \cdot B = B \cdot A$ ,  $A + B = B + A$

⑥ Double negation law:  $\overline{\overline{A}} = A$

⑦ De-Morgan's Theorem:  $\overline{A+B} = \overline{A} \cdot \overline{B}$   
 $\overline{A \cdot B} = \overline{A} + \overline{B}$

• Duality  
Principle: Any algebraic equality derived from using laws of Boolean Algebra will still be valid if all  
•  $\rightarrow +$   
•  $+ \rightarrow \cdot$   
and  $0 \rightarrow 1$   
and  $1 \rightarrow 0$ .

⑧ Distributive:  $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$  (OR law)  
 $A + (B \cdot C) = (A + B) \cdot (A + C)$  (AND law)

⑨ Absorptive law:  $A + A \cdot B = A \cdot (1 + B) = A \cdot 1 = A$  (OR law)  
 $A \cdot (A + B) = A \cdot A + A \cdot B = 1A + A \cdot B = A$

$\hookrightarrow (A + 0) \cdot (A + B) = A$  (AND Law)

⑩ Associative:  $A + (B + C) = (A + B) + C$  (OR law)  
 $A \cdot (B \cdot C) = (A \cdot B) \cdot C$  (AND Law)



07/03/23

# Transistors

MOSFETs (Uni-polar)

BJTs (Bi-polar Junction Transistors)


PMOS NMOS

(Holes) (electrons)

(NPN/PPN)

MOSFETs: Metal-Oxide Semi-cond. Field-Effect-Transistor

(Gate) (Drain) (Source)



$V_{gs} \geq V_{threshold} \Rightarrow$  Connection is made and current flows



$V_{gs} < V_{threshold} \Rightarrow$  Connection is not made.

(p-channel-MOS) PMOS

(n-channel MOS) NMOS

Voltage ~~KMOS~~ PMOS



DS  $\rightarrow$  n-type





VDD (1)  $\rightarrow$  High  
GND (0)  $\rightarrow$  Ground (Low voltage)

When PMOS & NMOS are used together to realize LOGIC GATES, it is called CMOS (Complementary-Metal Oxide. Semi-conductor)

NOT GATE using MOSFET:



$V_{gsn} = V_{DD}$   
 $V_{gst} = 0$   
PMOS  
NMOS  
Y (output) (GND(0))  
[connected to ground]




Truth Table

A	Y
1	0
0	1


$V_{gsn} = 0$   
 $V_{gst} = -V_{DD}$

## ② NOR Gate using MOSFET/CMOS.



A	B	P <sub>1</sub>	P <sub>2</sub>	N <sub>1</sub>	N <sub>2</sub>	Y
0	0	ON	ON	OFF	OFF	1
1	0	ON	OFF	ON	OFF	0
0	1	OFF	ON	OFF	ON	0
1	1	OFF	OFF	ON	ON	0


## ③ NAND Gate using CMOS.



A	B	P <sub>1</sub>	P <sub>2</sub>	N <sub>1</sub>	N <sub>2</sub>	Y
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	ON	OFF	1
1	0	OFF	ON	OFF	ON	1
1	1	OFF	OFF	ON	ON	0

•  $Y = A \cdot (B + C)$

$$Y = \overline{A \cdot (B + C)}$$



~~FFB~~

For boolean exp under  
[Combination of  $\cdot$  &  $+$ ]

Ex:  $A \cdot (B + C) \cdot D \cdot E \cdot (F + G + H)$

(i) [ $\cdot$  ( $\rightarrow$  AND)]  $\rightarrow$  Series

(ii) [ $+$  (OR)]  $\rightarrow$  Parallel


connect the NMOS in  
series and parallel acc.  
to rules (i) and (ii).

Connect PMOS exactly  
in reverse way (i.e. parallel  
in place of series) (and vice versa)

A	B	C	PA	PB	PC	NA	NB	NC	Y
0	0	0	ON	ON	ON	OFF	OFF	OFF	1
0	0	1	ON	ON	OFF	OFF	OFF	ON	1
0	1	0	ON	OFF	ON	OFF	ON	OFF	1
0	1	1	ON	OFF	OFF	OFF	ON	ON	1
1	0	0	OFF	ON	ON	ON	OFF	OFF	1
1	0	1	OFF	ON	OFF	ON	OFF	ON	0
1	1	0	OFF	OFF	ON	ON	ON	OFF	0
1	1	1	OFF	OFF	OFF	ON	ON	ON	0



- $Y = \overline{A \cdot B + C \cdot (D + E)}$



- Minimum  
 $5 \times 2$   
 $= 10$  transistors  
 are needed.

11/03/22

→ VHDL!

VHDL - Very High Speed Integrated Circuit

H → Hardware

D → Description

L → Language

- Specification, Simulation, Synthesis

13/03/23

Max-terms

✓ POS: Product of Sums

Ex:  $(A + \bar{B})(C + \bar{D} + E)(G + \bar{H})$

✓ SOP: Sum of Products

Ex:  $\underset{\downarrow}{A}\bar{B} + C\underset{\downarrow}{D}\bar{E} + \bar{F}\underset{\downarrow}{G}$   
Min-Terms

✓ Canonical Forms:

✓ Min-terms: (Standard Product)

(For 3 variable case)

x	y	z	min term
0	0	0	$x'y'z'$ ( $m_0$ )
0	0	1	$x'y'z$ ( $m_1$ )
0	1	0	$x'yz'$ ( $m_2$ )
0	1	1	$x'yz$ ( $m_3$ )
1	0	0	$xy'z'$ ( $m_4$ )
1	0	1	$xy'z$ ( $m_5$ )
1	1	0	$xyz'$ ( $m_6$ )
1	1	1	$xyz$ ( $m_7$ )

↓  
General Notation

• Max-Terms: (Standard Sum)

(For 3 variable case)

x	y	z	max term
0	0	0	$x+y+z$ ( $M_0$ )
0	0	1	$x+y+z'$ ( $M_1$ )
0	1	0	$x+y'+z$ ( $M_2$ )
0	1	1	$x+y'+z'$ ( $M_3$ )
1	0	0	$x'+y+z$ ( $M_4$ )
1	0	1	$x'+y+z'$ ( $M_5$ )
1	1	0	$x'+y'+z$ ( $M_6$ )
1	1	1	$x'+y'+z'$ ( $M_7$ )

↙  
General Notation


✓  $m_i = M_j'$

✓  $f = m_0 + m_1 + m_3 \Rightarrow f' = \sum m(2, 4, 5, 6, 7) \Rightarrow f' = \prod M(2, 4, 5, 6, 7)$   
 $\Rightarrow f = \prod M(2, 4, 5, 6, 7)'$

✓ For n-variables  $\rightarrow 2^n$  boolean functions.

✓ Standard Form:  $\rightarrow$  SOP  $\rightarrow$  POS

✓ ~~Each~~ Each Product term / sum term may contain any no. of literals Ex:  $x + y'z$



Two-level implementation  
( $\because$  2 levels are there)



# K-Map: (Karnaugh-map).

## 2-variable case:

	B	$\bar{B}$	B
	0	1	
A			
0	m <sub>0</sub>	m <sub>1</sub>	
1	m <sub>2</sub>	m <sub>3</sub>	

## 3-variable case:

	ABC	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$\bar{B}\bar{C}$
	000	011	100	110	
A					
0	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>	
1	m <sub>4</sub>	m <sub>5</sub>	m <sub>6</sub>	m <sub>7</sub>	

## 4-variable case:

	wx	yz	$y\bar{z}$	$y\bar{z}$	$yz$	$y\bar{z}$
		00	01	11	10	
w'x'	00	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>	
w'x	01	m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>	
wx	11	m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>	
wx	10	m <sub>8</sub>	m <sub>9</sub>	m <sub>11</sub>	m <sub>10</sub>	

- one square  $\Rightarrow$  one minterm with four literals
- two adj. squares  $\Rightarrow$  one minterm with three literals
- four adj. squares  $\Rightarrow$  one minterm with two literals
- eight adj. squares  $\Rightarrow$  one min-term with one literal
- sixteen adj. squares  $\Rightarrow$  1 is the result

•  $F(w, x, y, z) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$

Simplify

Sol. wx yz

	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$\hookrightarrow y'$

$$\Rightarrow F = y' + w'x'yz' + w'xyz' + wxyz'$$

$$F = y' + w'y'z' + wxyz'$$

$$= y' + (w' + wx)y'z'$$

$$= y' + w'y'z' + w'yz' = y' + w'z' + wxz'$$

Ex:

$$Y = ABC + \bar{A}B + C$$

$$\Rightarrow Y = ABC + \bar{A}BC + \bar{A}\bar{B}C + \bar{A}BC + \bar{A}BC + ABC + \bar{A}\bar{B}C$$

$$\Rightarrow Y = ABC + \bar{A}\bar{B}C + \bar{A}BC + \bar{A}BC + \bar{A}BC$$

From prev page

$$Y = \sum m(1, 2, 3, 5, 7)$$

From K-Map:

m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>
m <sub>4</sub>	m <sub>5</sub>	m <sub>6</sub>	m <sub>7</sub>

Possible pairing:

$$(1, 3, 5, 7) + (2) + (3, 2) + (1) + (5, 7)$$