




CMOS Logic Gates

Inverter



PMOS

CMOS :-



① $V_{in} = V_{dd}$, $V_{out} = 0$

As $V_{ds} = 0$

PMOS \rightarrow OFF

(Linear regime)

NMOS \rightarrow ON ; $V_{gs} = V_{DD} > V_{th}$

NMOS going to discharge till $V_{out} = 0$

② $V_{in} = 0$

(Linear regime)

NMOS \rightarrow OFF

(Linear regime)


PMOS \rightarrow ON

$V_{out} = V_{DD}$

NOISE MARGIN


'o' \rightarrow steady state pts

I_{Dp}, I_{Dn}



$V_{GSn} = V_{in}$

$V_{SGp} = V_{DD} - V_{in}$



$$V_{SDp} + V_{DSn} = V_{DD}$$

If $V_{in} = \frac{V_{DD}}{2}$ and V_{out} has settled at it's steady state value

PMOS & NMOS both are ON.

$$V_{in} \uparrow \Rightarrow V_{GSn} \uparrow \Rightarrow I_{Dn} \uparrow \Rightarrow V_{out} \downarrow \Rightarrow V_{DSn} \downarrow$$

$$V_{SGp} \downarrow \quad I_{Dp} \downarrow \quad V_{SDp} \uparrow$$

← after a while →
(C_L discharges)

⇓

Finally,


$$I_{Dp} = I_{Dn}$$

↗ steady state

As $V_{in} \uparrow \Rightarrow V_{out} \downarrow$ and $I_{Dp} = I_{Dn}$

When $V_{in} = 0$, $V_{out} = V_{DD}$

→ Because gate of MOSFET acts as capacitor, we use capacitor for V_{out} .




If $|\Delta(\text{Input})| \gg |\Delta(\text{Output})| \Rightarrow$ we are safe


otherwise, we are in trouble.

- ① $\rightarrow V_{IL} : 0 - V_{IL} \rightarrow \text{Logic 0}$
- ② $\rightarrow V_{IH} : \underbrace{V_{IH} - V_{DD}}_{\text{Range}} \rightarrow \text{Logic 1}$
- } Noise margin

$0 - V_{IL} \Rightarrow$ Noise Margin Low

$V_{IH} - V_{DD} \Rightarrow$ Noise Margin High






At $t=0$,


$$\begin{aligned} V_{GSn} &= V_{DD} \\ V_{DSn} &= V_{DD} \end{aligned} \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{NMOS} \rightarrow \text{saturation}$$

After $t = \Delta t$, $V_{DS} \downarrow \Rightarrow$ Constant R_n



* Indirectly, clock frequency / signal is dependent on delay of logic gates.

Calculation of delays :-



$$V_{thn} = 1V, V_{DD} = 5V$$

$$V_{dsat} = 2V, t_{pHL} = 50 \text{ ps}$$

$$\text{Suppose } V_{DD}' = 4.5V$$

$$t_{pHL}' = ?$$

$$t_{pHL} = \frac{\Delta\phi}{I_{sat}} = \frac{C_L (V_{DD} - \frac{V_{DD}}{2})}{I_{sat}}$$

$$\Delta\phi = \frac{2.5}{2.25} = \frac{10}{9} \quad \left. \begin{array}{l} \text{Factor by} \\ \text{which } \Delta\phi \\ \text{changes} \end{array} \right\}$$

$I_{sat} \rightarrow$ Almost independent of V_{DS}

\rightarrow W of NMOS as it is ON here

$$I_{sat} \propto \phi_{inversion} \propto C_{ox} W L (V_{gs} - V_{th})$$

$$\rightarrow \frac{(5-1)}{(4.5-1)}$$

considering v_d is nearly constant (as $E' = \text{very high}$)


I_{sat} changes by factor $\left(\frac{5-1}{4.5-1}\right)$

Hence, we can see factor by which t_{pHL} changes.

* If $W_n \rightarrow 2W_n$ & $W_p \rightarrow 2W_p$, $t_{pHL} \rightarrow \frac{t_{pHL}}{2}$

AS $I_{sat} \rightarrow 2 I_{sat}$

$$\frac{t_{pHL}(4.5V)}{t_{pHL}(5V)} = \frac{\Delta\phi(4.5)}{\Delta\phi(5)} \times \frac{I_{sat}(5)}{I_{sat}(4.5)}$$

NAND

A	B	Out
0	0	1 (V_{DD})
0	1 (V_{DD})	1 (V_{DD})
1 (V_{DD})	0	1 (V_{DD})
1 (V_{DD})	1 (V_{DD})	0

NOR