



## LEGv8 Reference Data

	IXCIC	i chec i	Data	
CORE INSTRUCTION SET				
		OPCODE (9		Notes
NAME, MNEMONIC	MAT	(Hex)	OPERATION (in Verilog)	
ADD ADD Immediate ADDI	R I	458 488-489	R[Rd] = R[Rn] + R[Rm] R[Rd] = R[Rn] + ALUImm	(2,9)
ADD Immediate &			R[Rd] - R[Rn] + ALOHIMR[Rd], FLAGS = R[Rn] +	
Set flags	I	588-589	ALUImm	(1,2,9)
ADD & Set flags ADDS	R	558	R[Rd], $FLAGS = R[Rn] + R[Rm]$	(1)
AIND	R I	450 490-491	R[Rd] = R[Rn] & R[Rm] R[Rd] = R[Rn] & ALUImm	(2,9)
AND Immediate &			R[Rd] - K[Rh] & ALUIMI R[Rd] , FLAGS = R[Rn] &	
Set flags	I	790-791	ALUImm	(1,2,9)
AND & Set flags ANDS	R	750	R[Rd], $FLAGS = R[Rn]$ & $R[Rm]$	(1)
Branch	В	0A0-0BF	PC = PC + BranchAddr	(3,9)
Branch conditionally B.cond	CB	2A0-2A7	if(FLAGS==cond) PC = PC + CondBranchAddr	(4,9)
Branch with Link BL	В	4A0-4BF	R[30] = PC + 4; PC = PC + BranchAddr	(3,9)
Branch to Register BR	R	6B0	PC = R[Rt]	
Compare & Branch	СВ	5A8-5AF	if(R[Rt]!=0)	(4.0)
if Not Zero	СБ	JAO-JAF	PC = PC + CondBranchAddr	(4,9)
Compare & Branch CBZ	CB	5A0-5A7	if(R[Rt]==0)	(4,9)
if Zero			PC = PC + CondBranchAddr	(1,2)
Exclusive OR EOR	R	650	$R[Rd] = R[Rn] \wedge R[Rm]$	
Exclusive OR Immediate	I	690-691	$R[Rd] = R[Rn] \wedge ALUImm$	(2,9)
LoaD Register Unscaled offset	D	7C2	R[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Byte Unscaled offset	D	1C2	R[Rt]={56'b0, M[R[Rn] + DTAddr](7:0)}	(5)
LoaD Half Unscaled offset	D	3C2	R[Rt]={48'b0, M[R[Rn] + DTAddr] (15:0)}	(5)
			$R[Rt] = {32} M[R[Rn] + DTAddr]$	
LoaD Signed Word Unscaled offset	D	5C4	[31]},	(5)
			$M[R[Rn] + DTAddr]$ (31:0)}	
LoaD eXclusive LDXR Register	D	642	R[Rd] = M[R[Rn] + DTAddr]	(5,7)
Logical Shift Left LSL	R	69B	$R[Rd] = R[Rn] \ll shamt$	
Logical Shift Right LSR	R	69A	R[Rd] = R[Rn] >>> shamt	
MOVe wide with			R[Rd] (Instruction[22:21]*16:	
Keep MOVK	IM	794-797	Instruction[22:21]*16-15) =	(6,9)
MOVa wida with			MOVImm R[Rd] = { MOVImm <<	
Zero MOVZ	IM	694-697	(Instruction[22:21]*16) }	(6,9)
Inclusive OR ORR	R	550	R[Rd] = R[Rn]   R[Rm]	
Inclusive OR				(2.0)
Immediate	I	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9)
STore Register Unscaled offset	D	7C0	M[R[Rn] + DTAddr] = R[Rt]	(5)
STore Byte Unscaled offset	D	1C0	M[R[Rn] + DTAddr](7:0) = R[Rt](7:0)	(5)
STore Half	D	3C0	M[R[Rn] + DTAddr](15:0) =	(5)
Unscaled offset STore Word			R[Rt](15:0) M[R[Rn] + DTAddr](31:0) =	
Unscaled offset	D	5C0	R[Rt](31:0)	(5)
STore eXclusive Register	D	640	M[R[Rn] + DTAddr] = R[Rt]; R[Rm] = (atomic) ? 0 : 1	(5,7)
SUBtract SUB	R	658	R[Rd] = R[Rn] - R[Rm]	
SUBtract				(2.0)
Immediate	I	688-689	R[Rd] = R[Rn] - ALUImm	(2,9)
SUBtract Immediate & Set SUBIS flags	I	788-789	R[Rd], $FLAGS = R[Rn] - ALUImm$	(1,2,9)
11050				

(10) If neither is operand a NaN and Value! == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value! < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered ARITHMETIC CORE INSTRUCTION SET

MAT

R

2

Notes

OPERATION (in Verilog)

Rn

5 4

10 9

10 9

op | 12 11 10 9

BR\_address

Rd

Rt

0F1 / 0A S[Rd] = S[Rn] + S[Rm]

0F3 / 0A D[Rd] = D[Rn] + D[Rm]

## OPCODE/ FOR-SHAMT (Hex)

NAME, MNEMONIC

Floating-point ADD Single FADDS

Floating-point ADD Double

Floating-point CoMPare Single	FCMPS	R	0F1 / 08	FLAGS = (S[Rn]  vs  S[Rm])	(1,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	FLAGS = (D[Rn]  vs  D[Rm])	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1 / 06	S[Rd] = S[Rn] / S[Rm]	
Floating-point DIVide Doubl	e FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
Floating-point MULtiply Single	FMULS	R	0F1 / 02	S[Rd] = S[Rn] * S[Rm]	
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd] = D[Rn] * D[Rm]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[Rd] = S[Rn] - S[Rm]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LoaD Single floating-point	LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd] = (R[Rn] * R[Rm]) (63:0)	
Signed DIVide	SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
Signed MULtiply High	SMULH	R	4DA	R[Rd] = (R[Rn] * R[Rm]) (127:64)	
STore Single floating-point	STURS	R	7E2	M[R[Rn] + DTAddr] = S[Rt]	(5)
STore Double floating-point	STURD	R	7E0	M[R[Rn] + DTAddr] = D[Rt]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)
CORE INSTRUCTIO	N FORM	ATS			

Rm

16 15

DT\_address

ALU\_immediate

21 20

shamt

opcode

opcode

opcode

opcode

	31 .	20 23				
CB	Opcode		С	OND BR a	address	Rt
	31 2	24 23			5	4
IW	opcode			MOV	immediate	Rd
	31	2	21 20		5	4
SEU	DOINSTRU	JCTION S	ET			
	NAME		M	NEMONIC	OPERA	TION
CoN	IPare			CMP	FLAGS = R[Rn]	<ul> <li>R[Rm]</li> </ul>
CoM	Pare Immed	diate		CMPI	FLAGS = R[Rn]	- ALUImm
Loal	) Address			T.DA	R[Rd] = R[Rn] +	DTAddr

SEUDOINSTRUCTION SET	Γ	
NAME	MNEMONIC	OPERATION
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

NAME	NUMBER	USE	PRESERVI ACROSS A C
X0 – X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

R[Rd], FLAGS = R[Rn] - R[Rm]

758

SUBtract & Set flags

FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry ALUImm = { 52'b0, ALU immediate } BranchAddr = { 36 [RB. address [25]}, BR\_address, 2'b0 } CondBranchAddr = { 36 [RB. address [25]], BR\_address, 2'b0 } DTAddr = { 55 [DT\_address [8]}, DT\_address [8]}, DT\_addre

<sup>© 2017</sup> Elsevier Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface ARM® Edition