

Shift Left Logica R SLL rd,rsl,rs2 SLLTW rd,rsl,rs2 SLLTW rd,rsl,rs3 SLLTW				•											
Shift Left Logical Shift Right Logical Shif	Base Inte	eger	Instr	uctions: RV32	I and	RV64	!I				RV Pri	vilege	d Inst	tructions	
Shift Right Arthured:	Category Name	Fmt	1	RV32I Base		+RI	/64I		Cate	gory		Name	Fmt	RV mnem	onic
Shift Right Logical Shift Right Logical Shift Right Logical Shift Right Logical Shift Right Arithmetic Shift Right Arithmetic Shift Right Arithmetic ADD R Shift Right Arithmetic ADD R Shift Right Arithmetic ADD R ADD rd_rsl_imm Shift Right Arithmetic ADD R ADD rd_rsl_imm Shift Right Arithmetic ADD R ADD rd_rsl_imm SUBtract R SUB rd_rsl_imm ADD rd_rsl_imm SUBtract R SUB rd_rsl_imm SUBtract ADD Shift Right Arithmetic ADD ADD rd_rsl_imm SUBtract ADD rd_rsl_imm SUBtract ADD rd_rsl_imm SUBtract ADD rd_rsl_imm SUB rsl_rsl_imm Su	Shifts Shift Left Logical	R	SLL	rd,rs1,rs2	SLLW	rd,rs	1,rs2		Trap	Mach-ı	mode tra	p return	R	MRET	
Shift Right Log, Imm. Shift Right Log, Imm. Shift Right Arithmetic Shift Right Arithmeti	Shift Left Log. Imm.	I	SLLI	rd,rs1,shamt	SLLIW	rd,rs	1,sham	t	Sup	ervisor-	mode tra	p return	R	SRET	
Shift Right Log, Imm. Shift Right Log, Imm. Shift Right Arithmetic Shift Right Arithmeti	Shift Right Logical	R	SRL	rd.rs1.rs2	SRLW	rd,rs	1,rs2		Inte	rrupt \	Nait for I	nterrupt	R	WFI	
Shift Right Anthmetic Shift Right Anthmetic ADD R ADD rd_rsl_rsa2 Shaft Right_rst Shift Right_rst Anthmetic ADD rd_rsl_rsa2 ADD rd_rsl_rsa2					SRT.TW			+							s1.rs2
Shift Right Arith Imm. I SRA rd, rs1, ahaah SRATU rd, rs1, ahaah Arithmetic ADD rd, rs1, rs2 ADDW rd, rs1, rs2 REUm (uses ADD rd, rs1, rs2 REUm						-	-	C	_				•		
APOD March APOD APOD March APOD March APOD March APOD APOD March APOD APOD March APOD APOD March APOD	_							_							.10115
ADD Immediate 1			SRAI	rd,rsl,shamt	SRAIW	rd,rs	1,sham	t			•				
SUBtract Load Upper Imm vp C U DI		R	ADD	rd,rs1,rs2	ADDW	rd,rs	1,rs2		J	lump (u	ses JAL	xO,imm)	J	J imm	
Load Upper Imm U LOI	ADD Immediate	I	ADDI	rd,rs1,imm	ADDIW	rd,rs	1,imm		Mo	Ve (uses	ADDI r	d,rs,0)	R	MV rd,rs	
Load Upper Imm U LOI	SUBtract	R	SUB	rd.rs1.rs2	SUBW	rd.rs	1.rs2		RFT	iırn (use	S .TAT.R v	0 0 ra)	т	RET	
Add Upper Imm to PC							•								
Logical XOR	Load Upper Imm	U	LUI	rd,ımm	0	ption	al Con	<i>ipres</i>	sed (<u>(16-bi</u>	t) Inst	ructio	n Exte	ension: RV32	2 <i>C</i>
NoR Immediate I	Add Upper Imm to PC	U	AUIPC	rd,imm	Categ	ory	Name	Fmt			RVC		F	RISC-V equivale	ent
NoR Immediate I	Logical XOR	R	XOR	rd,rs1,rs2	Loads	Loa	d Word	CL	C.LW	r	d',rs1'	,imm	LW	rd',rs1',im	m*4
Float Load Word SP CL C. Float Y cl., rs. rs. Float Load Word SP CL C. Float Y cl., rs. rs. Float Load Word SP CL C. Float Y cl., rs. rs. Float Load Word SP CL C. Float Y cl., rs. rs. Float Load Word SP CL C. Float Y cl., rs. Float Load Word SP CL C. Float Store Word SP CL C. Float Store Word SP CS C. Float Stor	XOR Immediate	I	XORI	rd,rs1,imm		Load V	Nord SP	CI	C.LWS				LW	rd,sp,imm*4	
OR Immediate I ORI	OR	R	OR		Floa	t Load V	Nord SP	CL	C.FLV		•	.imm	FLW		m*8
AND mediate I					II			_			-	,			
AND Immediate I AND I					II			_			-	imm			m*16
Set < Unsigned Set R SLT					II						•	, 1111111			
Set < Immediate		_									•		_		
Set < Unsigned R SLTU rd,rs1,rs2 Float Store Word CS C.FSW rs1',rs2', imm FSW rs1',rs2', imm FSW rs2,sp, imm*16 Float Store Word CS C.FSW rs1',rs2', imm FSW rs1',rs2', imm FSW rs1',rs2', imm*8 FSW rs1',rs2', imm*16 Float Store Word CS C.FSW rs1',rs2', imm FSW rs1',rs2', imm*16 FSW rs1',rs2',imm*16 FSW rs1',					Store						-	,ımm			
Set <											-				
Float Store Double CS C. FSD rs1', rs2', imm FSD rs2', rs2', imm FSD rs1', rs2', imm FSD rs1', rs2', imm FSD rs1', rs2', imm FSD rs2', rs2', imm Ts2', rs2', imm ADD rd, rs1', rs2', imm ADD rd, rs1', rs2', imm ADD rd, rs1', rs2', imm SSN rd, rs1', rs2', imm SNUB rd, rs1', rs2', imm rd' rd', rs1', rs2', imm rs2', rs2', imm rs2', rs1', imm rd' rs2', imm rs2', rs2', imm rs2'	Set < Unsigned	R	SLTU	rd,rs1,rs2	FI	oat Stor	re Word	CS	C.FSV	w r	s1′,rs2	',imm	FSW	rs1',rs2',i	mm*8
Branch B BNE rs1, rs2, imm Branch B BNE rs1, rs2, imm Branch S BCR rs1, rs2, imm Branch S BCR rs1, rs2, imm Branch C BCR C C C C C C C C C	Set < Imm Unsigned	I	SLTIU	rd,rs1,imm	Float	Store V	Nord SP	CSS	C.FSV	WSP r	s2,imm		FSW	rs2,sp,imm*	8
Branch B BLT	Branches Branch =	В	BEQ	rs1,rs2,imm	Floa	at Store	Double	CS	C.FSI	D r	s1',rs2	',imm	FSD	rs1',rs2',i	mm*16
Branch B BLT	Branch ≠	В	BNE	rs1.rs2.imm	Float S	tore Do	uhle SP	CSS	C. FSI	DSP re	s2.imm		FSD	rs2.sp.imm*	16
Branch ≥ Branch ≥ Branch ≥ Branch ≥ Branch ≥ Branch = Branch ≥ Branch = Branch > Unsigned Branch ≥ Unsigned B Branch = Unsigned B Branch ≥ Unsi											•		+		
Branch															
Branch \(\) Unsigned B BGEU rs1, rs2, imm SUB JUmp & Link Rgister I JALR rd, rs1, imm AND rd', sp, imm*4					II				-		-				_
Jump & Link Jump & Link Jump & Link Register I JALR rd,rsl,imm JALD rd,rd,rsl JALD rd,rd,rsl AND rd,rd,rsl Red & Red I ERREAK I ERREAK E	_				II			_			-				
Synch Sync			+		Al	DD SP II		_			-	m			4
Synch Synch I FENCE Synch Instraction Fence Synch Instraction Synch Instraction Synch Instraction Store		_	JAL	rd,imm							rd,rs1		SUB	rd,rd,rs1	
Synch Instr & Data	Jump & Link Register	I	JALR	rd,rs1,imm			AND	CR	C.ANI	D	rd,rs1		AND	rd,rd,rs1	
Environment CALL I ECALL BREAK I EBREAK MoVe CR C. MV rd,rs1 ADD rd,rs1,x0	Synch Synch thread	I	FENCE		1	AND Imr	mediate	CI	C.ANI	DI	rd,imm		ANDI	rd,rd,imm	
Environment CALL I ECALL BREAK I EBREAK MoVe CR C. MV rd,rs1 ADD rd,rs1,x0	•	ī	FENCE	. Т			OR	CR	C.OR		rd.rs1		OR	rd.rd.rs1	
BREAK I BBREAK I BBREAK I BBREAK Load Immediate C C C C C C C C C				• =		eXclu				D.	-				
Load Immediate CI C.LI rd, imm ADDI rd, x0, imm Load C.LU rd, imm SLLI rd, rd, imm SLI rd, rd, imm SLLI r				v		CACIA					-				
Load Upper Imm	Bite, iit		EDKEA	IX.		and Imr					-				
Read Write Read & Set Bit I CSRRW rd,csr,rs1 Shifts Shift Left Imm CI C.SLLI rd,imm SRLI rd,rd,imm SRAI rd,rd,imm SRA	Control Status Bosis	-tor (CCD)		H					-					
Read & Set Bit Read & Clear Bit I CSRRS rd, csr, rs1 CSRRC rd, csr, imm Read & Clear Bit I CSRRS rd, csr, imm Read & Clear Bit I CSRRS rd, csr, imm Read & Clear Bit I CSRRS rd, csr, imm Read & Clear Bit I CSRRS rd, csr, imm Read & Clear Bit I CSRRS rd, csr, imm Branch≠0 CB C.BEQZ rs1', imm BNE rs1', x0, imm Ts1', imm Ts1'													_	•	
Read & Clear Bit I CSRRC rd,csr,rs1 Read/Write Imm I CSRRSI rd,csr,imm Read & Set Bit Imm I CSRRSI rd,csr,imm Branches Branche CB C. BBQZ rs1',imm BEQ rs1',x0,imm BEQ	,				II			_			-				
Read/Write Imm I CSRRWI rd,csr,imm Read & Set Bit Imm I CSRRSI rd,csr,imm Branches Branche CB C.BEQZ rs1',imm BEQ rs1',x0,imm Branches Branche CB C.BEQZ rs1',imm BEQ rs1',x0,imm Branches Branche CB C.BEQZ rs1',imm BEQ rs1',x0,imm Branches Branche CB C.BEQZ rs1',imm BN rs1',x0,imm BN rs1',x0,imm Branches Branche CB C.BEQZ rs1',imm BN rs1',x0,imm Ts1',x0,imm BN rs1',x0,imm Ts1',x0,imm Ts1',						-					-				
Read & Set Bit Imm I CSRRSI rd,csr,imm Read & Clear Bit Imm I CSRRCI rd,csr,imm Branch≠0 CB C.BNEZ rs1',imm BNE rs1',x0,imm JAL x0,imm JAL x1,imm JA	Read & Clear Bit		CSRRC	rd,csr,rs1							rd,imm		SRLI	rd,rd,imm	
Name Store Store	Read/Write Imm		CSRRW	I rd,csr,imm	Branc			_	C.BEQZ rs1',imm		BEQ				
Name Store Store	Read & Set Bit Imm	I	CSRRS	I rd,csr,imm		Bra	anch≠0	CB	C.BNI	EZ	rsl',i	mm	BNE	rs1',x0,imm	<u> </u>
Jump Register CR C.JR rd,rs1 JALR x0,rs1,0	Read & Clear Bit Imm	I	CSRRC	I rd,csr,imm	Jump		Jump	CJ	C.J		imm		JAL		
Load State Load Byte I LB		•	•		1	Jump F	Register	CR	C.JR		rd,rs1		JALR		
Load Byte I LB					Jump					<u> </u>			+		
Load Halfword I	Loads Load Byte	T	LB	rd.rsl.imm	11 -									-	
Load Byte Unsigned I LBU rd,rs1,imm	, , , , , , , ,				_										
Load Half Unsigned I					syste			CI							
Load Word I LW			LBU	rd,rs1,imm		+RI	/64I								
Store Store Store Store Store Store Store Store Halfword Store S	Load Half Unsigned	I	LHU	rd,rs1,imm	LWU	rd,rs	1,imm		All RI	V32C (e.	xcept c.s	TAL, $\frac{4}{w}$	ord load	ds, 4 word strore	es) plus:
Store Store Store Store Store Store Store Store Halfword Store S	Load Word	I	LW	rd,rs1,imm	LD	rd,rs	1,imm			ADD Wo	ord (C.AD	DW)	Loa	d Doubleword (C.LD)
Store Halfword S SH	Stores Store Byte	S	SB	rs1.rs2.imm					ADE) Imm.	Word (c	(WIDDA	Load [Doubleword SP (C LDSP
Store Word S SW rs1,rs2,imm SD rs1,rs2,imm Store Doubleword SP (C.SDS)	,			•							•	•			•
32-bit Instruction Formats 31 27 26 25 24 20 19 15 14 12 11 7 6 0 0 0 0 0 0 0 0 0				•					50	iptract N	vora (C.S	SUBW)			,
S	Store Word					rs1,r	s2,imm								(C.SDSP
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$															
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R C 17														
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Tuncti	rs	2		_										op
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_				_		L L		imm		rs1		op
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	[40]40 2]								CSS						op
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				rs1 funct3					CIW						op
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				4.01	_			_	CL						op
CB functs onset is onset op	1111111	20 10	:1 11 19:	12]	1	rd	opco	de							op
tances Jamp target Op	,										offs				op
CJ										funct3		jι	ump tar	get	op
									C)						

RISC-V Integer Base (RV32I/64I), privileged, and optional RV32/64C. Registers $\pm 1 - \pm 31$ and the PC are 32 bits wide in RV32I and 64 in RV64I (x0=0). RV64I adds 12 instructions for the wider data. Every 16-bit RVC instruction maps to an existing 32-bit RISC-V instruction.





Reference Card



Ontions	M	tinly-Divide 1	Instruction End	toncion: DI	M		Ontional	Voct	or Evto	ncion: DI/I/
Category Name			Instruction Ext ultiply-Divide)		vi RV64M		Optional Name	Vect Fmt		nsion: RVV V32V/R64V
Multiply MULtiply		MUL RV32M (MU	rd,rs1,rs2	MULW	rd,rs1	1 re?	SET Vector Len.	R	SETVL	rd,rs1
MULtiply High		MULH	rd,rs1,rs2	HOLW	14,15	1,152	MULtiply High	R	VMULH	rd,rs1,rs2
MULtiply High Sign/Uns		MULHSU	rd,rs1,rs2				REMainder	R	VREM	rd,rs1,rs2
MULtiply High Uns		MULHU	rd,rs1,rs2				Shift Left Log.	R	VSLL	rd,rs1,rs2
Divide DIVide		DIV	rd,rs1,rs2	DIVW	rd,rs1	1 re2	Shift Right Log.	R	VSRL	rd,rs1,rs2
DIVide Unsigned		DIVU	rd,rs1,rs2	DIVW	14,15	1,152	Shift R. Arith.	R	VSRA	rd,rs1,rs2
Remainder REMainder		REM	rd,rs1,rs2	REMW	rd,rs1	1 re2	LoaD	I	VLD	rd,rs1,imm
REMainder Unsigned		REMU	rd,rs1,rs2		-	-	LoaD Strided	R	VLDS	rd,rs1,rs2
				REMUW	rd,rs1	I, FSZ	1			•
			ruction Extens				LoaD indeXed	R	VLDX	rd,rs1,rs2
Category Name			(Atomic)		RV64A		STore	S	VST	rd,rs1,imm
Load Load Reserved	R	LR.W	rd,rs1	LR.D	rd,rs1		STore Strided	R	VSTS	rd,rs1,rs2
Store Store Conditional	R	SC.W	rd,rs1,rs2	SC.D	rd,rs1		STore indeXed	R	VSTX	rd,rs1,rs2
Swap SWAP		AMOSWAP.W	rd,rs1,rs2	AMOSWAP.D	rd,rs1		AMO SWAP	R		rd,rs1,rs2
Add ADD	R	AMOADD.W	rd,rs1,rs2	AMOADD.D	rd,rs1		AMO ADD	R	AMOADD	rd,rs1,rs2
Logical XOR	R R	AMOXOR.W	rd,rs1,rs2	AMOXOR.D AMOAND.D	rd,rsi		AMO XOR AMO AND	R R	AMOXOR	rd,rs1,rs2
AND OR		AMOAND.W AMOOR.W	rd,rs1,rs2	AMOOR.D	rd,rs1		AMO AND AMO OR	R	AMOAND AMOOR	rd,rs1,rs2
Min/Max MINimum	R	AMOOR.W AMOMIN.W	rd,rs1,rs2 rd,rs1,rs2	AMOOR.D AMOMIN.D	rd,rsi	•	AMO MINimum	R	AMOOR	rd,rs1,rs2 rd,rs1,rs2
MAXimum		AMOMIN.W AMOMAX.W	rd,rs1,rs2	AMOMAX.D	rd,rs1		AMO MAXimum	R	AMOMIN	rd,rs1,rs2
MINimum Unsigned		AMOMINU.W	rd,rs1,rs2	AMOMAX.D	rd,rsi	•	Predicate =	R	VPEO	rd,rs1,rs2
MAXimum Unsigned		AMOMAXU.W	rd,rs1,rs2	AMOMAXU.D	rd,rs1		Predicate ≠	R	VPNE	rd,rs1,rs2
	•		struction Exte			1,152	Predicate <	R	VPLT	rd,rs1,rs2
Category Name			(SP,DP Fl. Pt.)		64{F D}		Predicate ≥	R	VPGE	rd,rs1,rs2
Move Move from Integer		FMV.W.X	rd,rs1	FMV.D.X	rd,rs1	1	Predicate AND	R	VPGE VPAND	rd,rs1,rs2
Move to Integer		FMV.X.W	rd,rs1	FMV.X.D	rd,rsi		Pred. AND NOT	R	VPANDN	rd,rs1,rs2
Convert ConVerT from Int		FCVT.{S D}.W	•	FCVT.{S D}.I			Predicate OR	R	VPOR	rd,rs1,rs2
ConVerT from Int Unsigned		FCVT. {S D} .W	J rd,rs1	FCVT. {S D}.I	LU rd,rsi	1	Predicate XOR	R	VPXOR	rd,rs1,rs2
ConVerT to Int		FCVT.W.{S D}	rd,rs1	FCVT.L.{S D}			Predicate NOT	R	VPNOT	rd,rs1
ConVerT to Int Unsigned		FCVT.WU.{S D	rd,rs1	FCVT.LU.{S I)} rd,rs1	1	Pred. SWAP	R	VPSWAP	rd,rs1
Load Load	I	FL{W,D}	rd,rs1,imm	Calling C	Conventi	ion	MOVe	R	VMOV	rd,rs1
Store Store	+	FS{W,D}	rs1,rs2,imm	Register	ABI Name		ConVerT	R	VCVT	rd,rs1
Arithmetic ADD		FADD. {S D}	rd,rs1,rs2	x0	zero		ADD	R	VADD	rd,rs1,rs2
SUBtract	R	FSUB. {S D}	rd,rs1,rs2	x1	ra	Caller	SUBtract	R	VSUB	rd,rs1,rs2
MULtiply	R	FMUL. {S D}	rd,rs1,rs2	x2	sp	Callee	MULtiply	R	VMUL	rd,rs1,rs2
DIVide	R	FDIV. {S D}	rd,rs1,rs2	x3	gp		DIVide	R	VDIV	rd,rs1,rs2
SQuare RooT	R	FSQRT. {S D}	rd,rs1	x4	tp		SQuare RooT	R	VSQRT	rd,rs1,rs2
Mul-Add Multiply-ADD	R	FMADD. {S D}	rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Multiply-ADD	R	VFMADD	rd,rs1,rs2,rs3
Multiply-SUBtract		FMSUB. {S D}	rd,rs1,rs2,rs3		s0/fp	Callee		R	VFMSUB	rd,rs1,rs2,rs3
Negative Multiply-SUBtract			rd,rs1,rs2,rs3		s1	Callee	Neg. MulSUB	R		rd,rs1,rs2,rs3
Negative Multiply-ADD	_		rd,rs1,rs2,rs3	11	a0-1	Caller	Neg. MulADD	R		rd,rs1,rs2,rs3
Sign Inject SiGN source		FSGNJ.{S D}	rd,rs1,rs2	x12-17	a2-7	Caller	SiGN inJect	R	VSGNJ	rd,rs1,rs2
Negative SiGN source		FSGNJN. {S D}		x18-27	s2-11		Neg SiGN inJect	R		rd,rs1,rs2
Xor SiGN source		FSGNJX.{S D}		x28-31	t3-t6		Xor SiGN inJect MINimum	R	VSGNJX	rd,rs1,rs2
Min/Max MINimum		FMIN. {S D}	rd,rs1,rs2	f0-7	ft0-7	Caller		R	VMIN	rd,rs1,rs2
MAXimum		FMAX.{S D}	rd,rs1,rs2	f8-9	fs0-1	Callee	MAXimum	R	VMAX	rd,rs1,rs2
Compare compare Float =		FEQ. {S D}	rd,rs1,rs2	f10-11	fa0-1	Caller	XOR	R	VXOR	rd,rs1,rs2
compare Float <		FLT.{S D}	rd,rs1,rs2	f12-17	fa2-7	Caller	OR	R	VOR	rd,rs1,rs2
compare Float ≤		FLE.{S D}	rd,rs1,rs2	f18-27	fs2-11	Callee	AND	R	VAND	rd,rs1,rs2
Categorize CLASSify type	+	FCLASS. {S D}	rd,rsl	f28-31	ft8-11		CLASS	R	VCLASS	rd,rs1
Configure Read Status	R	FRCSR	rd	zero	Hardwire	d zero	SET Data Conf.	R	VSETDCF	G rd,rsl
Read Rounding Mode	R	FRRM	rd	ra	Return a	ddress	EXTRACT	R	VEXTRAC	rd,rs1,rs2
Read Flags	R	FRFLAGS	rd	sp	Stack po	inter	MERGE	R	VMERGE	rd,rs1,rs2
Swap Status Reg		FSCSR	rd,rs1	gp	Global po		SELECT	R	VSELECT	rd,rs1,rs2
Swap Rounding Mode		FSRM	rd,rs1	tp	Thread p					
Swap Rounding Flode Swap Flags		FSFLAGS	rd,rs1	t0-6,ft0-11	Tempora					
Swap Rounding Mode Imm		FSRMI	rd,imm	s0-11,fs0-11	Saved registers Function args					
Swap Flags Imm	I	FSFLAGSI	rd,imm	a0-7,fa0-7	runction	args				

RISC-V calling convention and five optional extensions: 8 RV32M; 11 RV32A; 34 floating-point instructions each for 32- and 64-bit data (RV32F, RV32D); and 53 RV32V. Using regex notation, $\{\}$ means set, so FADD. $\{F \mid D\}$ is both FADD. F and FADD. D. RV32 $\{F \mid D\}$ adds registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. RV32V adds vector registers v0-v31, vector predicate registers vp0-vp7, and vector length register v1. RV64 adds a few instructions: RVM gets 4, RVA 11, RVF 6, RVD 6, and RVV 0.