
# ECE745: PROJECT1: LC3 INSTRUCTION SET ARCHITECTUE

#### Disclaimer

All the contents in this presentation have been repeated (in large part) with permission from ECE406 Notes for Spring 2007, ECE NCSU (Dr Rhett Davis, Dr Xun Liu).

## Top level view of LC3



The value read from Instruction Memory provides the relevant information for the LC3 to configure itself in a specific manner. This is the INSTRUCTION and forms the INSTRUCTION REGISTER (IR)

## Instructional Example

• Say, R0 to R7 are 8 locations where we can store data

(AND R0 R0 #0)  $\rightarrow$  (ADD R2 R0 #2)  $\rightarrow$  (ADD R1 R2 R0)

• Each Location can be either written to or read from

```
PC = 3000 → Instr_dout = IMEM[3000] = 5020
Source 1 = R0; Source 2 = Immediate(from IR) #0; Dest = R0
Operation Performed = R0 ← R0 & 0 = 0

PC = 3001 → Instr_dout = IMEM[3001] = 1422
Source 1 = R0; Source 2 = Immediate(from IR) #2; Dest = R2
Operation Performed = R2 ← R0 + 2= 2
```

- (PC = 3002) Instr\_dout = IMEM[3002] = 1280
- Source  $1 = \mathbf{R2}$ ; Source  $2 = \mathbf{R0}$ ; Dest =  $\mathbf{R1}$
- Operation Performed =  $R1 \leftarrow R2 + 0 = 2 + 0 = 2$

#### LC-3 Instruction Set Architecture

- Memory
  - Each word is 2-bytes wide
  - Separate memory for instructions and data
  - Each memory space has 2<sup>16</sup> words
- 8 general purpose registers (Register File)
  - Can be a source/destination
- Data type: 2s complement integers
- 15 instructions
  - a) ALU b) Control
- c) Memory

- Status register:
  - 3-bit NZP: Negative Zero Positive
     Captures the nature of latest write into register file
- PC: Program Counter: Points to instruction memory *i.e.* instruction = InstrMem[PC]

#### LC-3 Instruction Set Architecture

- Opcode: unique for each instruction
  - IR[15:12]; IR = instr. register = IMEM[PC]
- Addressing mode
  - Immediate (with sign extension) ([DR] ← [SR1] & signextend(Imm))
  - Register (SR1 SR2) ([DR]  $\leftarrow$  [SR1] + [SR2])
  - Memory:
    - PC relative DMEM[PC +1+ signextend(Offset)]
    - Indirect DMEM[DMEM[PC+1+signextend(Offset)]]
    - Base register +offset

      DMEM[BaseR + signextend(Offset)]

# **ALU Operation Instructions**

	15	12	11 9	8 6	5	4 3	2 0
ADD	0 0 0	1	DR	SR1	0	0 0	SR2
	0 0 0	1	DR	SR1	1	ir	nm5
AND	0 1 0	1	DR	SR1	0	0 0	SR2
AND	0 1 0	1	DR	SR1	1	iı	nm5
NOT	1 0 0	1	DR	SR1		1111	11

## **ALU Operation Instructions**

Also called "Operate" Instructions

```
AND IR[15:12] = (0101
   AND DR, SR1, SR2 ; IR[5]=0; ([DR]←[SR1]&[SR2])
  ■ AND DR, SR1, Imm5 ; IR[5]=1; ([DR] ← [SR1] & Imm5)
ADD IR[15:12] = 0001
  ■ ADD DR, SR1, SR2 ; IR[5]=0; ([DR] ← [SR1] + [SR2])
  ■ ADD DR, SR1, Imm5 ; IR[5]=1; ([DR] ← [SR1] + Imm5)
■ NOT IR[15:12] = 1001
                                ([DR] \leftarrow (\sim)[SR1])
  ■ NOT DR, SR1
```

• Imm5 is going to be sign extended to 16 bits for all computation- maintain sign for 2's complement manipulation.

## ALU Example

- IR[15:12] = 0001 => operation is an ADD;
- DR = IR[11:9] = 001 => we are writing to i.e.
  destination Register = R1;
- SR1 = IR[8:6] = 010 => We are reading from i.e.
  source register 1 = R2;
- since IR[5] = 1 => Immediate mode, IR[4:0] = imm5 =
  28 = -4
- Resulting operation (in hex):
  - $R1 \leftarrow R2 + sxt(-4)$
  - R1  $\leftarrow$  16'h30 + 16'hFFFC = 002C(ignoring carry out) = 44

# **Memory Operations**

	15	12	11 9	8 6	5	4 3	2	0
LD	0 0 1	0	DR	Po	Coff	set9		
LDR	0 1 1	0	DR	BaseR		Offse	t6	
LDI	1 0 1	0	DR	Po	Coff	set9		
LEA	1 1 <b>1</b>	0	DR	Po	Coff	set9		
ST	0 0 1	1	SR	Po	Coff	set9		
STR	0 1 1	1	SR	BaseR		Offse	t6	
STI	1 0 1	1	SR	Po	Coff	set9		
			<del> </del> 	 	  -  -	 		

## **Memory Operations**

- Load Effective Address
  - LEA DR, Offset ([DR]  $\leftarrow$  PC<sub>mem</sub>+1+Offset)

    Offset = sxt(PCOffset9)
- Load/Store (PC relative addressing mode)
  - LD DR, Offset ([DR]  $\leftarrow$  MEM(PC<sub>mem</sub>+1+Offset))
  - ST SR, Offset (MEM[PC<sub>mem</sub>+1+ Offset]  $\leftarrow$  [SR]) Offset = sxt(PCOffset9)
- Load/Store Register (Base+Offset addressing mode)
  - LDR DR, BaseR, Offset

```
([DR] \leftarrow MEM[BaseR+Offset])
```

■ STR SR, BaseR, offset (MEM[BaseR+Offset] ← [SR])

```
Offset = sxt(PCOffset6)
```

## **Memory Operations**

Load/Store Indirect (indirect addressing mode)

## LEA Example

- IR[15:12] = 1110 => operation is an LEA;
- DR = IR[11:9] = 110 => we are writing to i.e.
  Destination Register = R6;
- Mem\_Addr =  $PC_{mem}$  + 1 + sign-extended (PCoffset9)
- Mem\_Addr = 310C + 1 + sxt(-2)
  = 310C + 1 + sxt(1FE)
  = 310C + 1 + FFFE = 310B
- Resulting operation (in hex):
  - R6 ← Mem\_Addr
  - R6 ← 16'h310B


## Project1 Specifics

- Subset of instructions
  - ALU (ADD, NOT, AND); LEA
  - All instructions take 5 clock cycles ignoring complete instr
  - Some inputs and outputs invalid: Will become clear in next project(s)
- LC3 is unpipelined
  - Each instruction goes through the 5 cycles


```
Fetch \rightarrow Decode \rightarrow Execute \rightarrow Writeback \rightarrow UpdatePC
```

- No typical pipeline issues
  - NO control and data dependence
  - NO stalling requirements
  - FOR NOW !!


# LC-3 Components (Base States)



## ADD/NOT/AND Base States




#### LEA Base States




#### LC3 Internals FETCH

- Creates the correct PC to read correct Instruction from IMEM
- Creates Imem read enable instrmem rd
- On reset: pc = 3000; npc = 3001;  $instrmem_rd = 1$
- Signals of Importance
  - enable\_fetch and enable\_updatePC: Master Control
  - PC = Program Counter of instruction being fetched
  - npc = pc + 1 asynchronously
  - instrmem rd = enable for Instruction Memory Read
- Ignore
  - br taken = if 1 PC = taddr else PC = PC+1
  - taddr = new PC if branch is taken
- if enable\_fetch=1 instrmem\_rd=1 asynchronously else instrmem\_rd=Z (HIGH IMPEDANCE)
- PC, updated synchronously only when enable\_updatePC=1 => npc updated asynchronously



## LC3 Internals FETCH



- Creates relevant control signals using Instr\_dout
- Controls uniquely configure datapath for given instruction psr
- Signals of Importance
  - enable decode: master enable
  - E Control = Execute Block Control
  - W\_Control = Writeback Block Control
  - IR = Instruction Register: Reflects contents of Instr dout
  - npc\_out: reflects contents of npc\_in
- Ignore
  - Mem\_Control = Control signals for memory related operations

clock

Decode

E contro

**Mem Control** 

W\_Control

npc in

enable decode

- All outputs created synchronously when enable\_decode=1
- On reset, all outputs go to 0 synchronously

- W\_Control
  - 2 bits
  - Control for Writeback
  - Function of IR[15:12]
  - Enables choice between aluout, memout, pcout for writes to register file
  - We shall focus only on ALU and LEA instructions
     W\_control either 0 (ALU) or 2 (LEA)


```
ALU ([DR]←[SR1] aluop [SR2])
ALU ([DR]←[SR1] aluop sxt(Imm))
LEA ([DR] ← PC+1+sxt(PCOffset9))
```

Operation	IR[5]	W Control	
ADD	0	O(aluout)	
	1	O(aluout)	
AND	0	O(aluout)	
	1	O(aluout)	
NOT		O(aluout)	
BR		0	
JMP		0	
LD		1(memout)	
LDR		1(memout)	
LDI		1(memout)	L
LEA		2(pcout)	
ST		0	ľ
STR		0	
STI		0	

```
ALU ([DR]\leftarrow[SR1] aluop [SR2]) ALU ([DR]\leftarrow[SR1] aluop sxt(Imm))

LEA ([DR] \leftarrow PC+1+sxt(PCOffset9))
```

		E_Control				
IR[15:12]	IR[5]	alu_control [2]	pcselect1 [2]	pcselect2 [1]	op2select [1]	
ADD	0	0	-	-	VSR2 (1)	
	1	o	-	-	imm5 <b>(0)</b>	
AND	0	1	-	-	VSR2 (1)	
	1	1	-	-	imm5 <b>(0)</b>	
NOT		2	-	-	-	
BR		-	offset9 (1)	npc <b>(1)</b>	-	
JMP		-	0 (3)	VSR1 (0)	-	
LD		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-	
LDR		-	offset6 (2)	VSR1 <b>(0)</b>	-	
LDI		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-	
LEA		-	offset9 (1)	npc <b>(1)</b>	-	
ST		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-	
STR		-	offset6 <b>(2)</b>	VSR1 <b>(0)</b>	-	
STI		-	offset9 (1)	npc <b>(1)</b>	-	



#### LC3 Internals EXECUTE

- Closely coupled with the Writeback
   Block which provides all the relevant
   data values for register related operations
- Signals of importance
  - sr1 & sr2 = source register addresses
  - VSR1 & VSR2 = values of RF[sr1] & RF[sr2]
     created asynchronously in Writeback
  - aluout = result of alu operation (ADD, NOT, AND)
  - pcout = result of pc related operation (BR,JMP,LEA)

Control ou

M Data

VSR<sub>2</sub>

sr1

sr2

pcou

Mem Control out

**Execute** 

reset

E contro

npc\_in

Mem\_Control\_ir
W Control in

- dr = destination register address
- W\_control\_out: reflects synchronously W\_control\_in
- Ignore
  - M\_Data = RF value to be written to memory
  - Mem\_control\_in, NZP, Mem\_control\_out

#### LC3 Internals EXECUTE

- DR created Synchronously
- SR1/SR2 created asynchronously

```
ALU ([DR]←[SR1] aluop [SR2])


ALU ([DR]←[SR1] aluop sxt(Imm5))

LEA ([DR] ← PC+1+sxt(PCOffset9))


DR: IR[11:9] (synchronous)

SR1: IR[8:6] (asynchronous)

SR2: IR[2:0] (asynchronous)
```



#### LC3 Internals EXECUTE



```
ALU ([DR]←[SR1] aluop [SR2])

ALU ([DR]←[SR1] aluop sxt(Imm))

LEA ([DR] ← PC+1+sxt(PCOffset9))

imm5 = {11{IR[4], IR[4:0]}}
```

```
offset6 = {10{IR[5], IR[5:0]}

offset9 = {7{IR[8], IR[8:0]}

offset11 = {5{IR[10], IR[10:0]}
```

#### On reset,

aluout, pcout, W\_control\_out, dr
go to 0

### LC3 Internals WRITEBACK

- Contains register file (RF/RegFile)
  - Addressed using sr1, sr2 and dr
  - Writes either alwout, pcout OR memout based on W\_control\_in value
  - Synchronous Writes to RF with dr RegFile[dr] = DR in
  - Asynchronous Reads from RF using sr1&sr2

W Control

pcout memout

VSR1

VSR2


sr2

Write Back


clock reset

- Important Signals:
  - enable\_writeback: master enable
  - aluout, pcout, memout:
  - W\_Control
  - sr1, sr2, dr, VSR1, VSR2

#### LC3 Internals WRITEBACK



#### LC3 Internals CONTROL



@3000: 5020 (AND R0 R0 #0); @3001: 1420 (ADD R2 R0 #0)


- Sensitvity to complete\_instr signal only: transition from state: 1->2 only when complete\_instr == 1 at posedge of clock
- PC = Program Counter; IR = Instruction Register; IMem = Instruction Memory;

```
@3000: 5020 (AND R0 R0 #0);
                                   @3001: 1422 (ADD R2 R0 #2)
@3002: 1280 (ADD R1 R2 R0); @3003: EDFE (LEA R6 #-2)
FETCH (after reset has gone to 0)
in: enable fetch = 1; pc = 3000; npc = 3001;
out: instrmem rd = 1;
DECODER
in: Instr dout = IMem[3000] = 5020; npc in = 3001;
    enable decoder = 1;
out: npc out = 3001; IR = 5020; W Control = 0 (aluout);
     alu control = \mathbf{1}; pcselect1 = 0; pcselect2 = 0; op2select = \mathbf{0} (imm5)
     => \overline{E} \text{ Control} = [6'b01 0000]
EXECUTE
in: E Control = [6'b01_0000]; W Control in = 0; npc in = 3001;
    \overline{IR} = 5020; enable execute = 1;
    VSR1 = R0 = xxx; \overline{V}SR2 = R0 = xxx;
out: sr1 = 0; sr2 = 0;
    dr = 0 ; W_Control_out = 0 ; aluout = VSR1(&)sxt(Imm5) = R0 & 0 = 0
WRITEBACK
in: dr = 0; W Control = 0; almout = 0; enable writeback = 1;
out: RegFile[dr] = aluout = 0 => R0 = 0
UPDATEPC
in: enable updatePC = 1; out: pc = 3001; npc = 3002
```

```
@3000: 5020 (AND R0 R0 #0);
                                     @3001: 1422 (ADD R2 R0 #2)
@3002: 1280 (ADD R1 R2 R0);
                                     @3003: EDFE (LEA R6 #-2)
FETCH
in: enable fetch = 1; pc = 3001; npc = 3002;
out: instrmem rd = 1;
DECODER
in: Instr dout = IMem[3001] = 1422; npc in = 3002;
    enable decoder = 1;
out: npc out = 3002; IR = 1422; W Control = 0 (aluout);
     alu control = \mathbf{0}; pcselect1 = \mathbf{0}; pcselect2 = \mathbf{0}; op2select = \mathbf{0} (imm5)
     => \overline{E} \text{ Control} = [6'b00 0000]
EXECUTE
in: E Control = [6'b00 0000]; W Control in = 0; npc in = 3002;
    \overline{IR} = 1422; enable execute \overline{=} 1;
    VSR1 = R0 = 0; VS\overline{R}2 = R2 = xxx;
out: sr1 = 0; sr2 = 2;
    dr = 2; W_{control_out} = 0; alwout = VSR1(+)sxt(Imm5) = R0 + 2 = 2
WRITEBACK
in: dr = 2; W Control = 0; almout = 2; enable writeback = 1;
out: RegFile[dr] = aluout = 2 => R2 = 2
UPDATEPC
in: enable updatePC = 1 ; out: pc = 3002 ; npc = 3003
```

```
@3000: 5020 (AND RO RO #0);
                                     @3001: 1422 (ADD R2 R0 #2)
@3002: 1280 (ADD R1 R2 R0);
                                     @3003: EDFE (LEA R6 #-2)
FETCH
in: enable fetch = 1; pc = 3002; npc = 3003;
out: instrmem rd = 1;
DECODER
in: Instr dout = IMem[3002] = 1280; npc in = 3003;
    enable decoder = 1;
out: npc out = 3003; IR = 1280; W Control = 0 (aluout);
     alu control = \mathbf{0}; pcselect1 = \mathbf{0}; pcselect2 = \mathbf{0}; op2select = \mathbf{1} (VSR2)
     => \overline{E} \text{ Control} = [6'b00 0001]
EXECUTE
in: E Control = [6'b00\ 0001]; W Control in = 0; npc in = 3003;
    \overline{IR} = 1280; enable execute \overline{=} 1;
    VSR1 = R2 = 2 ; VS\overline{R}2 = R0 = 0 ;
out: sr1 = 2; sr2 = 0;
    dr = 1 ; W_Control_out = 0 ; alwout = VSR1(+)VSR2 = 2 + 0 = 2
WRITEBACK
in: dr = 1; W Control = 0; almout = 2; enable writeback = 1;
out: RegFile[dr] = aluout = 2 => R1 = 2
UPDATEPC
in: enable updatePC = 1; out: pc = 3003; npc = 3004
```

```
@3000: 5020 (AND R0 R0 #0);
                                  @3001: 1422 (ADD R2 R0 #2)
                                  @3003: EDFE (LEA R6 #-2)
@3002: 1280 (ADD R1 R2 R0);
FETCH
in: enable fetch = 1; pc = 3003; npc = 3004;
out: instrmem rd = 1;
DECODER
in: Instr dout = IMem[3003] = EDFE; npc in = 3004;
    enable decoder = 1;
out: npc out = 3004; IR = EDFE; W Control = 2 (pcout);
     alu control=0; pcselect1 = 1(offset9); pcselect2 = 1(npc); op2select = 0
     => \overline{E} \text{ Control} = [6'b00 0110]
EXECUTE
in: E Control = [6'b00 0110]; W Control in = 2; npc in = 3004;
    \overline{IR} = EDFE; enable execute = 1;
    VSR1 = R7 = xxx ; VSR2 = R6 = xxx ;
out: sr1 = 7; sr2 = 6;
    dr = 6; W Control out=2; pcout = npc + xt(offset9) = 3004 + -2 = 3002
WRITEBACK
in: dr = 6; W Control = 2; pcout = 3002; enable writeback = 1;
out: RegFile[dr] = pcout = 3002 => R6 = 3002
UPDATEPC
in: enable updatePC = 1; out: pc = 3004; npc = 3005
```



## **Testing Considerations**

- Where Do you start? Understand:
  - Inputs and Outputs to the design & their constraints
  - Timing of instructions (5 cycles ignoring complete\_instr)
    - Controller timing
- Basic Checks
  - ALWAYS INITIALIZE REGISTERS
  - Reset Behavior (Each block has a particular behavior)
  - Completion of instructions and time taken
  - Operational Correctness i.e. results are right
  - Register File correctness
- Further thoughts
  - Smart use of data values: use inputs that give you maximum information
  - Sequence of instructions: ADD $\rightarrow$ NOT $\rightarrow$ AND $\rightarrow$ ADD with dr in one instruction being the sr1/2 in the next.