root
: Root
system
: System
system_port
sys_port_proxy
: RubyPortProxy
in_ports
l3_tlb
: X86GPUTLB
cpu_side_ports
l3_coalescer
: TLBCoalescer
mem_side_ports
cpu_side_ports
scalar_tlb
: X86GPUTLB
cpu_side_ports
mem_side_ports
l2_tlb
: X86GPUTLB
mem_side_ports
cpu_side_ports
sqc_tlb
: X86GPUTLB
mem_side_ports
cpu_side_ports
l2_coalescer
: TLBCoalescer
mem_side_ports
cpu_side_ports
l1_tlb2
: X86GPUTLB
l1_tlb3
: X86GPUTLB
l1_tlb0
: X86GPUTLB
l1_tlb1
: X86GPUTLB
mem_side_ports
cpu_side_ports
scalar_coalescer
: TLBCoalescer
l1_coalescer2
: TLBCoalescer
l1_coalescer3
: TLBCoalescer
l1_coalescer0
: TLBCoalescer
l1_coalescer1
: TLBCoalescer
sqc_coalescer
: TLBCoalescer
mem_side_ports
cpu_side_ports
ruby
: RubySystem
tcc_cntrl0
: TCCCntrl
responseFromNB
: MessageBuffer
requestFromTCP
: MessageBuffer
probeFromNB
: MessageBuffer
requestToNB
: MessageBuffer
responseToCore
: MessageBuffer
unblockToNB
: MessageBuffer
responseToNB
: MessageBuffer
in_port
out_port
sqc_cntrl0
: SQCCntrl
responseToSQC
: MessageBuffer
probeToSQC
: MessageBuffer
requestFromSQC
: MessageBuffer
sequencer
: VIPERSequencer
in_ports
scalar_cntrl0
: SQCCntrl
tcp_cntrl2
: TCPCntrl
tcp_cntrl3
: TCPCntrl
tcp_cntrl0
: TCPCntrl
tcp_cntrl1
: TCPCntrl
responseToTCP
: MessageBuffer
probeToTCP
: MessageBuffer
unblockFromCore
: MessageBuffer
responseFromTCP
: MessageBuffer
requestFromTCP
: MessageBuffer
coalescer
: VIPERCoalescer
gmTokenPort
in_ports
network
: SimpleNetwork
out_port
in_port
cp_cntrl1
: CPCntrl
cp_cntrl0
: CPCntrl
responseToCore
: MessageBuffer
probeToCore
: MessageBuffer
unblockFromCore
: MessageBuffer
responseFromCore
: MessageBuffer
requestFromCore
: MessageBuffer
sequencer
: RubySequencer
sequencer1
: RubySequencer
in_ports
mem_request_port
dir_cntrl0
: DirCntrl
memory_out_port
unblockFromCores
: MessageBuffer
responseFromCores
: MessageBuffer
requestFromCores
: MessageBuffer
requestFromDMA
: MessageBuffer
responseToCore
: MessageBuffer
probeToCore
: MessageBuffer
responseToDMA
: MessageBuffer
dma_cntrl0
: GPU_VIPER_DMA_Controller
dma_cntrl1
: GPU_VIPER_DMA_Controller
responseFromDir
: MessageBuffer
requestToDir
: MessageBuffer
dma_sequencer
: DMASequencer
cpu3
: Shader
CUs2
: ComputeUnit
CUs3
: ComputeUnit
CUs0
: ComputeUnit
CUs1
: ComputeUnit
ldsPort
sqc_port
scalar_port
gmTokenPort
memory_port
scalar_tlb_port
translation_port
sqc_tlb_port
localDataStore
: LdsState
cuPort
ldsBus
: Bridge
cpu_side_port
mem_side_port
iobus
: IOXBar
cpu_side_ports
mem_side_ports
mem_ctrls
: MemCtrl
port
cpu1
: X86TimingSimpleCPU
cpu2
: X86TimingSimpleCPU
cpu0
: X86TimingSimpleCPU
interrupts
: X86LocalApic
icache_port
dcache_port
int_requestor
pio
int_responder
workload
: Process
drivers0
: GPUComputeDriver
device
: GPUCommandProcessor
hsapp
: HSAPacketProcessor
pio
dma