

Cuda-Keccak

Giuseppe Chindemi, Nicola Crovetto

February 16, 2011

Abstract

The abstract ...

Contents

1	Introduction	4
2	Keccak Overview	5
2.1	The Keccak-f permutations	5
3	CUDA Overview	7
3.1	Multiprocessors	8
3.2	Memory Hierarchy	9
3.3	Programming Model	10
3.4	Best Practices	10
4	Design	13
4.1	Local Parallelization	13
4.1.1	Chi	13
4.1.2	Theta	14
4.1.3	Pi	14
4.1.4	Rho	14
4.1.5	Iota	14
4.2	Global Parallelization	14
4.2.1	Base Algorithm	15
4.2.2	Memory Transfers	16
4.2.3	Loop Unrolling	16
4.2.4	Registers Usage	16
4.2.5	Left Shift	17
5	Results	18
5.1	Local Parallelization	18
5.2	Global Parallelization	19
6	Conclusions	22
6.1	Future Developments Suggestions	23

List of Figures

3.1	Logical Organization of all the CUDA capable devices. The programmer does not have to take care of the physical organization of the GPU that will actually execute the program. .	8
3.2	nVidia Execution Model, an example of heterogeneous programming.	11
5.1	Cpu-Gpu comparison of computational time in the 25 thread per message algorithm	18
5.2	Performance comparison of 3 different GPU tested. With the increasing the number of parallel thread, high level gpus perform a major boost on the computation.	19
5.3	Comparison test between high level gpu and cpu. Gpu speed-up become significant after the reach the complete thread capability of the gpu.	20
5.4	Speed-up variation in the gpu-cpu comparison test.	21

List of Algorithms

1	Calculate $y = x^n$	15
---	-------------------------------	----

Chapter 1

Introduction

This work is aimed to implement a parallelized version of cryptographic hash function KECCAK, SHA-3 candidate. More precisely, we used the Nvidia CUDA a framework, making a porting of the KECCAK core algorithm, studying in detail how to achieve the best possible speed-up. The KECCAK hash function is strictly sequential in data processing, and its parallelization requires a work beyond simple porting of the code.

Were taken into account two possible point of view:

Initially we worked on the possibility of parallelizing the calculation of the digest KECCAK hash function on a single input file; with this approach was implemented in CUDA a first version of the core algorithm that uses 25 parallel threads.

Another version created, other hand, provides the parallelization of the elaboration of multiple incoming messages on which the digest is calculated. Those messages can be of different size and asynchronously posted to the GPU.

Chapter 2 describes briefly the KECCAK hash function , Chapter 3 presents a summary analysis of the Nvidia CUDA framework used. Chapter 4 describes designs of algorithms used on both versions while in Chapters 5 and 6 are viewed the results we have obtained and presented possible future developments.

Chapter 2

Keccak Overview

Keccak is a family of hash functions that are based on the sponge construction and use as a building block a permutation from a set of 7 permutations. In this overview, we specify these permutations and the Keccak sponge functions. For more information, and for the reference code, please refer to the Keccak web page.

2.1 The Keccak-f permutations

There are 7 Keccak-f permutations, indicated by Keccak-f[b], where $b = 25 \times 2^l$ and l ranges from 0 to 6. Keccak-f [b] is a permutation over $s \in Z_2^b$, where the bits of s are numbered from 0 to $b-1$. We call b the width of the permutation.

In the sequel, the permutation Keccak-f[b] is described on a state a that is a three-dimensional array of elements, namely $a[5][5][w]s$, with $w = 2l$. The mapping between the bits of s and those of a is $s[w(5y + x) + z] = a[x][y][z]$. The expression $a[x][y][z]$ with $x, y \in Z_5$ and $z \in Z_w$, denotes the bit in position (x, y, z) . It follows that indexing starts from zero; expressions in the x and y coordinates should be taken modulo 5 and expressions in the z coordinate modulo w . Both the $[y][z]$ indices or all three indices, implying that the statement is valid for all values of the omitted indices.

Keccak-f [b] is an iterated permutation, consisting of a sequence of nr rounds R , indexed with i_r from 0 to $nr-1$. A round consists of five steps:

$R = \iota \circ \chi \circ \pi \circ \rho \circ \omega$, with

$$\omega : a[x][y][z] \leftarrow a[x][y][z] + \sum_{y'=0}^4 a[x1][y'][z] + \sum_{y'=0}^4 a[x+1][y][z1],$$

$$\rho : a[x][y][z] \leftarrow a[x][y][z(t+1)(t+2)/2],$$

with t satisfying $0 \leq t < 24$ and $\begin{pmatrix} 0 & 1 \\ 2 & 3 \end{pmatrix}^t \begin{pmatrix} 1 \\ 0 \end{pmatrix} = \begin{pmatrix} x \\ y \end{pmatrix}$ in $\text{GF}(5)^{2 \times 2}$,
or $t = -1$ if $x = y = 0$

$$\pi : a[x][y] \leftarrow a[x'][y'], \text{ with } \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 0 & 1 \\ 2 & 3 \end{pmatrix} \begin{pmatrix} x' \\ y' \end{pmatrix}$$

$$\chi : a[x] \leftarrow a[x] + (a[x+1] + 1)a[x+2]$$

$$\iota : a \leftarrow a + RC[i_r]$$

The additions and multiplications between the terms are in $\text{GF}(2)$. With the exception of the value of the round constants $RC[i_r]$, these rounds are identical. The round constants are given by (with the first index denoting the round number)

$$RC[i_r][0][0][2^j 1] = rc[j + 7i_r], \text{ for all } 0 \leq j \leq l,$$

and all other values of $RC[i_r][x][y][z]$ are zero. The values $rc[t] \in \text{GF}(2)$ are defined as the output of a binary linear feedback shift register (LFSR):

$$rc[t] = (x^t \bmod x^8 + x^6 + x^5 + x^4 + 1) \bmod x \text{ in } \text{GF}(2)[x].$$

The number of rounds nr is determined by the width of the permutation, namely,

$$n_r = 12 + 2l$$

Chapter 3

CUDA Overview

CUDA is a software layer that allow programmers to exploit the capability of nVidia GPUs as general purpose processors.

Dealing with a video card in this way requires approaching a completely new programming style and acquiring some knowledge about the basic nVidia GPUs architectures, even though all the internal details are masked by the framework.

First of all, as a philosophical remark, a GPU cannot run anything conceived and written for a CPU, as every vector stream architecture. In order to product software that can be executed on a CUDA Capable GPU, the programmer must write natively parallel code using one of the supported languages, extended with ad hoc CUDA primitives. There is no tool that can perform automatic porting of a sequential code into a parallel one.

CUDA exposes the GPU as a "Parallel Co-Processor" that can be used by the CPU to speed-up the computations. More in the details, the CPU - Host - can take advantage of the high amount of parallel threads executable by the GPU - Device - to accelerate parts of a program that are especially well suited for exploiting TLP. According to this approach, the CPU must directly manage the program execution settings on the GPU, provide the data for the computation to the device and collect the outputs when it is done.

One of the most important features of CUDA is that it abstracts away all the physical details of the supported GPUs and always shows to the programmer the very same logical organization (Figure 3.1). These GPUs can be considered a MIMD array of SIMD processors, called MultiProcessors. Each MultiProcessor is composed of 3 elements: a fixed number of cores, an instruction unit and a private memory space. All the MultiProcessors share a public memory space referred to as Device Memory in order to distinguish it from the CPU memory space - Host Memory - that is not directly accessed by the GPU. Due to the property of abstraction mentioned before, the only difference between families of nVidia products is in the amount of

memory, the number of MultiProcessor and the nature of the cores. These factors divide CUDA GPUs into subfamilies identified by an ID, the so called 'Compute Capability'. Some advanced CUDA primitives and features requires a specific Compute Capability.




Figure 3.1: Logical Organization of all the CUDA capable devices. The programmer does not have to take care of the physical organization of the GPU that will actually execute the program.

3.1 Multiprocessors

Even if the architectural details of the CUDA capable GPU can significantly differ from a product to another, some common guidelines can be identified. As stated before the MP is a SIMD component: all the SPs belonging to the same MP execute the same instruction on different data. This structure, obviously deigned for graphical purposes, make the GPUs also particularly effective in addressing problems that can exploit a huge amount of TLP. Form a philosophical point of view, the MPs of these GPUs are designed to be as simple and fast as possible. In order to keep low the complexity, there are neither branch predictors, nor mechanisms to rollback incorrect results. Even if this seems a serious limitation to the performance, it allow the cores of the MP to be completely focused on the arithmetic intensity. As results of this choice, the SPs of the most recent nVidia products are able to perform a double precision MAD (or MUL or ADD) per clock cycle.

3.2 Memory Hierarchy

The CUDA memory hierarchy consists of several elements optimized for different memory usages.

The Device Memory is the main memory space of the GPU. It can be accessed by both the CPU and the GPU using different policies, usually with a latency of some hundreds of clock cycles. In order to improve the performance and the usability, it is logically partitioned into three logic components, depending on the access method: the Global Memory, that follows the common 32-, 64-, or 128-byte memory transactions paradigm; Texture Memory, accessed by texture fetching; Constant Memory, managed by special operations.

The Global Memory is the most frequently employed memory space. Usually it is used by the CPU to load the data for the computations into the device and by the GPU to provide the results. Furthermore the Global Memory is the only space completely shared among all the SPs of the device: for this reason it is also exploited for communication among SPs belonging to different MPs. Part of the Global Memory can be used, if necessary, to extend the private memory space of each SP. This special region of the Global Memory is called Local Memory. The Texture Memory can be written by the CPU using the CUDA API and read by the GPU via texture fetching. No GPU texture write mechanism is provided. The Constant memory is a small special memory space that can be used for allocation of variables frequently read. These variables must be allocated by the CPU before the execution on GPU, that can access them solely in read-only mode.

Due to the high latency of the Device Memory, each MP is provided with a private low latency memory space, logically divided into:

- a so called Shared Memory, directly accessible by all the SPs of the MP
- a Constant Cache and a Texture Cache, managed by the framework
- a set of exclusive Registers for each SP

The Shared Memory can be considered as both a sort of "cache" of the Global Memory directly administrated by the cores in the MP and a mechanism for communicating among SPs belonging to the same MP. The Constant Cache and the Texture Cache are L1 caches used to speed-up the access time of the Constant Memory and the Texture Memory, respectively. Due to the fact that Constant Memory and Texture Memory are read-only (from a GPU point of view), no cache coherency protocol is required.

3.3 Programming Model

As stated at the beginning of this chapter, the CUDA framework enable the programmer to take advantage of the high number of parallel threads executable by the GPU to exploit TLP: ideally the program is organized into identical sub-problems - working on different data - that can be solved independently. Each of this sub-problems, called Kernels, is mapped onto a thread that will be executed on a SP.

All the threads executed by the SPs of a single MP are logically organized into a structure called Block. Virtually speaking, all the Threads belonging to a Block are executed in parallel. Usually, the number of SPs in a MP is much less than the number of Threads in a Block. For this reason, only a subpart of the Threads is in concurrent execution at a given time - the so called Warp. When a MP is loaded with a Block, it partitions it into warps that get sheduled by a warp sheduler for the execution on that MP. Due to the fact that all the Threads of a Block are executed on the same MP, it should be noticed that they share all the MP resources (i.e. Shared Memory and Caches) and that they can be synchronized using a specific API barriers.

All the Blocks are grouped into another logical structure called Grid. Considering that the number of Blocks of the Grid is usually greater than the number of MPs, not all the Blocks can typically be sheduled at the same time. Since the blocks are unordered, they can execute equally well on a GPU that can handle one block at a time and on one that executes a dozen or a hundred at a time, as a demonstration of the scalability offered by the framework. In order to avoid complicating the Block scheduling process, no extra-block threads synchronization mechanism is provided.

3.4 Best Practices

In order to best exploit the resources of a CUDA capable GPU, there are several practices that must be adopted. Even if many of these are strictly dependent on the specific device used, there are some general rules that can be easily identified:

Memory Transfers between Host and Device must be reduced to the minimum. Ideally there should be only one transfer Host-Device to store on the GPU the data for the computation and one transfer Device-Host to collect the results.

GPU Occupancy must be maximized. That is, the number of warps actually in execution must be closer to the maximum number of "in-fly" warps supported by the Device.




Figure 3.2: nVidia Execution Model, an example of heterogeneous programming.

Divergent Branches should be avoided. Due to the fact that all the threads of the warp must execute the same instruction, in case of divergent branches the warp execution will be serialized, reducing the performance.

Local Memory usage should be limited in favor of registers because of the high latency of the former.

Compute Capability must be considered in order to both tune the GPU execution parameters and avoid unsupported operations.

These three good practices, ordered by decreasing importance, could be considered the most important rules that must be observed to effectively developing in CUDA. It should be noticed that in the past this list was expanded by at least one element, coalescence. In the first CUDA Devices - identified by a so called "compute capability" between 1.0 and 1.1 - all the threads in the same warp had to access the memory words in sequence and, consequently, to avoid multiple reads/writes. Only if this practice is enforced the MP can reduce to the least the number of memory accesses needed to provide the data to all the SPs. With modern devices - compute capability greater or equal to 1.2 - this constraint is much more relaxed: threads can

access any word in any order, including the same words, and a single memory transaction for each segment addressed by the warp is issued. In this cases the problem of coalescence can be completely forgotten.

Chapter 4

Design

In this Chapter the two approach to the parallelization of Keccak will be presented. As stated in Chap. 1, the solutions proposed try to reduce the time needed to the hash computation by addressing the problem in two diametrically opposed ways: the first solution, from now on referred to as "local parallelization", attempts to increase the time performance by means of a bunch of threads collaborating for the computation of a single hash; the second solution, from now on referred to as "global parallelization", concentrates on the simultaneous calculation of the hash of different messages, taking advantage from the consideration that usually in the real world the software for the computation of the hash is installed on machines that must serve thousand of different requests per second.

In the following sections the two approaches will be extensively presented.

4.1 Local Parallelization

The internal status of the Keccak permutation function is composed by 25 words of 64 bits in a grid 5x5. Since in CUDA the bit to bit operations are rather slow, we decided to use 25 thread, one for every word of the internal state. As described below, every single thread, during the computation, is responsible for calculating the value of a single cell of the matrix, identified by the positions X and Y of the state matrix that are the same of thread in the CUDA thread-grid.

4.1.1 Chi

In the implementation of chi we used a matrix 10x5 of 64 bits words, containing the internal state of the Hash function after the previous step, replicated two times. This because, in CUDA, the modulo operator is rather slow compared with cpu; using a 10x5 matrix the threads that need words out of the

first 5 columns of the matrix can safely complete the operations. The operators NOT, XOR and AND have been used normally. The result is written in a new matrix that will be the new internal state.

4.1.2 Theta

In the implementation of Theta the internal state is duplicated in a matrix 5x10 for the same reason described for Chi. Every single thread calculates the C value of its own column so that it is repeated 5 times (one for every thread of the column). This procedure is aimed to avoid using IF-patterns that would break the parallelism between threads. The D matrix is calculated in the same way. For the computation of the ROT matrix we were forced to use shift operators that can decrement the performance. At the end every thread copies its result in the corresponding cell of a new matrix that will be the new internal state.

4.1.3 Pi

The Pi step is implemented using 2 matrices 5x5 with the coordinates X and Y of the new positions that the words will have after the permutation. Every thread reads these coordinates and copies its state word in a new matrix, in the position read, that will be the new internal state.

4.1.4 Rho

Like in the Theta, in Rho we were forced to use shift operators to implement the bit word rotation; the offset of the rotation depends on the position of the word to rotate in the internal state and is loaded as a constant in a 5x5 matrix. The single thread reads the offset value and makes the rotation of its own word and then copies the result in a new matrix.

4.1.5 Iota

The implementation of Iota is obviously the more simple since in Iota there is only a bit to bit xor between the first word of the internal state and a 64 bits constant different in every round. Those round constants are preloaded and the operators have been used normally.

4.2 Global Parallelization

The original Keccak structure has been almost completely maintained in this solution, even though many adjustments have been made to maximize the performance on GPU. This optimization process required the main effort: the tuning of both the execution parameters and the compiler directives

leads to the production of very different algorithms before the best configuration has been discovered.

Following a description of the base algorithm and a discussion of the most important design choices.

4.2.1 Base Algorithm

All the designed algorithms have a common base, showed in Alg. 1 The only

Algorithm 1 Calculate $y = x^n$

Require: $n \geq 0 \vee x \neq 0$

Ensure: $y = x^n$

```

 $y \leftarrow 1$ 
if  $n < 0$  then
     $X \leftarrow 1/x$ 
     $N \leftarrow -n$ 
else
     $X \leftarrow x$ 
     $N \leftarrow n$ 
end if
while  $N \neq 0$  do
    if  $N$  is even then
         $X \leftarrow X \times X$ 
         $N \leftarrow N/2$ 
    else  $\{N \text{ is odd}\}$ 
         $y \leftarrow y \times X$ 
         $N \leftarrow N - 1$ 
    end if
end while

```

difference between all the solutions designed is the kernel adopted for the computations. Three different kernels have been produced:

- **Kernel Base** Almost identical to the Keccak reference permutation function.
- **Kernel Unrolled** All the loop have been unrolled in order to avoid thr continuous flush of the computation pipeline.
- **Kernel SH** Local variable have been placed into shared memory to prevent the usage of the slow Local Memory.

The test performed showed that 'Kernel Unrolled' is the most effective. Further details on this in Chap. 6.

4.2.2 Memory Transfers

Memory transfers between Host and Device Memory are the main cause of performance lost in the CUDA applications.

In this work, from the logical point of view, there is a need for a single large data transfers from the Host to the Device: the messages by which to evaluate the hashes. The retrieval of the computed hashes can be considered negligible compared to the previous data flow. The most obvious solution to provide the data for the computations to the GPU is of course a single big data transfers from the Host, however, this idea has been rejected because judged unnecessarily onerous. This assertion emerges from the consideration that only one token of each message can be considered at a time, because of the serial nature of Keccak. For this reason the data flow has been partitioned into tokens and performed using a double buffer strategy: during the computations of the i th token, the data needed for the $i+1$ th one are loaded into a separate memory location. It has been verified that the latency of these memory transfers is completely hidden by the kernel execution.

4.2.3 Loop Unrolling

As mentioned in Chap. 3, no branch prediction strategy is implemented into CUDA devices. For this reason loops can be a source of trouble in CUDA applications, especially if they are many and consist of a few instructions, as in this case.

Considering that the nvcc compiler has often an unpredictable behaviour and that it is still an open highly variable project, the loops founded in the original code have been physically fully unrolled instead of using the compiler unroll directive. The results obtained by this operation were satisfying and have influenced the choice of the unrolled kernel as reference version for the project.

4.2.4 Registers Usage

Registers usage is a sore point for all the CUDA applications. These are the default location of local variables and contain temporary results of arithmetic operations.

In order to maximize the occupancy, and consequently the performance, the number of used registers per thread must be kept under very limited thresholds, depending on the compute capability of the device. On the other hand, registers are the fastest memory locations available in the GPU and for this reason their usage is strongly encouraged, still for the performance implications.

The nvcc compiler by default attempt to maximize the registers usage. Unfortunately, when the total amount of memory requested by a thread exceed the registers availability, the compiler can decide to place local variables

and temporary result into a special part of the Global Memory, the so called Local Memory. This locations are private and have the scope of a single threads like registers, but unlike registers these are located off-chip and have the same high latency of the Global Memory. For this reason the usage of Local Memory must be avoided.

This work, by its own nature, is highly registers intensive and for this reason suffers from limited availability of fast memory: a big part of the local variables of the threads are allocated into Local Memory. In order to reduce the impact on performance, a special kernel that uses the shared memory as local variables location has been designed.

4.2.5 Left Shift

A well-known nvcc bug has been a source of problems in the early stages of development. The bug, reported to the nvidia community a long time ago but not yet corrected, concerns to the inability of performing bitwise left shift when the shift factor is not stored into a constant variable. As suggested by nvidia itself, in order to bypass the problem the shift factor have been copied into a constant variable immediately before the shift operations.

Chapter 5

Results

5.1 Local Parallelization

This approach does not lead to an actual speed-up on the computation of a single message. As we can see in figure 5.1, cpu computation time is slightly. In this situation the thread parallelization capability of the gpu is not exploited. For these reasons we decided to concentrate on the multi-message approach.




Figure 5.1: Cpu-Gpu comparison of computational time in the 25 thread per message algorithm

5.2 Global Parallelization

For the multiple messages algorithm we used a randomic source of data genereting a number of messages equal to the thread number to be tested. The computation time scales better with this approach as we can se in figure 5.2.




Figure 5.2: Performance comparison of 3 different GPU tested. With the increasing the number of parallel thread, high level gpus perform a major boost on the computation.

Compared to the cpu computational time for the same number of messages processed (sequentially), a multi-message approach can reach a speed-up around 3x on a middle-level gpu, and can grow to 10x using a higher level gpu.




Figure 5.3: Comparison test between high level gpu and cpu. Gpu speed-up become significant after the reach the complete thread capbility of the gpu.

As shown in figure 5.4, the speed-up grow constantly untill the maximum number of parallel thread of the gpu is reached.




Figure 5.4: Speed-up variation in the gpu-cpu comparison test.

Chapter 6

Conclusions

The 'sigle implementation' of CUDA Keccak did not achieve effective performance improvements if compared to the CPU reference version of the algorithm.

This result was not surprising because of several reasons:

Intrinsic Sequentiality of Keccak Due to the fact that each step of the algorithm needs the results of the previous one before starting, only the operations belonging to the current step can be actually executed in parallel. This situation leads to a low exploitation of the GPU resources. As described in Section 4, only 25 threads are used, and furthermore this number does not scale with the capabilities of the GPU device.

Arithmetic Operations Some operations required by the Keccak algorithm, like SHIFT-64 or bit to bit XOR, reduce the performance in terms of instructions per seconds. Trying to avoid the use of those kind of operations in the algorithm implementation is equivalent to rewriting the algorithm itself. Resuming, a few threads performing rather slow operations leads to an under-exploitation of the possibilities offered by the Cuda Framework.

The 'multi implementation' instead has actually obtained a significant speed-up on each GPU tested ... As expected, the devices with a compute capability lower than 1.3 suffered the usage of the double precision operations. However the results were acceptable also in these cases considering that speed-ups near to 3x were obtained also with compute capability 1.1 and 1.2.

Even though 5x is a significant speed-up, it is not enough to justify a commercial CUDA implementation of Keccak, especially supposing a multithreading CPU version. The reasons behind this assertion are many, but the following is probably the most important: Keccak algorithm requires an

amount of memory that is unacceptable for an efficient CUDA implementation.

More in details, each thread of the proposed algorithm requires the declaration of at least 480 bytes of local variables. Such an amount of memory cannot be stored into the registers of the MPs and for this reason the nvcc compiler automatically stores the local variables of each thread into the Local Memory.¹ The shared kernel was an unsuccessful attempt to reduce the impact of this problem on performance. The reason behind the failure of this solution is that also the amount of shared memory per block is limited. For this reason the number of threads per block have been reduced in order to fit the availability of shared memory. The result was a very low occupancy profile with corresponding impact on performance due to the under usage of the device resources.

6.1 Future Developments Suggestions

There are several ways in which this work can be extended and improved, event though these considerations are out of the scope:

CuKeccak could be designed as a brand new algorithm, well suited for parallelism, implementing the same hash-function of Keccak.

OpenCL is hardware independent and for this reason can overcome the registers problem if the algorithm will be executed on a multi-core CPU.

¹Local memory is a memory abstraction that implies "local in the scope of each thread". It is not an actual hardware component of the multi-processor. In actuality, local memory resides in global memory allocated by the compiler and delivers the same performance as any other global memory region. Normally, automatic variables declared in a kernel reside in registers, which provide very fast access. Unfortunately, the relationship between automatic variables and local memory continues to be a source of confusion for CUDA programmers. The compiler might choose to place automatic variables in local memory when:

- There are too many register variables.
- The compiler cannot determine if an array is indexed with constant quantities. Please note that registers are not addressable so an array has to go into local memory – even if it is a two-element array – when the addressing of the array is not known at compile time.
- A structure would consume too much register space.