

# Cuda-Keccak

Giuseppe Chindemi, Nicola Croveti

February 6, 2011

## **Abstract**

The abstract ...

# Contents

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Keccak Overview</b>	<b>5</b>
<b>3</b>	<b>CUDA Overview</b>	<b>6</b>
3.1	Multiprocessors . . . . .	7
3.2	Memory Hierarchy . . . . .	8
3.3	Programming Model . . . . .	9
3.4	Best Practices . . . . .	9
<b>4</b>	<b>Design</b>	<b>12</b>
4.1	Local Parallelization . . . . .	12
4.1.1	Chi . . . . .	12
4.1.2	Theta . . . . .	13
4.1.3	Pi . . . . .	13
4.1.4	Rho . . . . .	13
4.1.5	Iota . . . . .	13
4.2	Global Parallelization . . . . .	13
4.2.1	Base Algorithm . . . . .	14
4.2.2	Memory Transfers . . . . .	14
4.2.3	Loop Unrolling . . . . .	15
4.2.4	Registers Usage . . . . .	15
4.2.5	Left Shift . . . . .	15
<b>5</b>	<b>Results</b>	<b>16</b>
5.1	Single . . . . .	16
5.2	Multi . . . . .	16
<b>6</b>	<b>Conclusions</b>	<b>17</b>
6.1	Future Developments Suggestions . . . . .	18

# List of Figures

3.1	Logical Organization of all the CUDA capable devices. The programmer does not have to take care of the physical organization of the GPU that will actually execute the program. .	7
3.2	nVidia Execution Model, an example of heterogeneous programming. . . . .	10

# List of Algorithms

1	Calculate $y = x^n$ . . . . .	14
---	-------------------------------	----

## Chapter 1

# Introduction

...

## Chapter 2

# Keccak Overview

## Chapter 3

# CUDA Overview

CUDA is a software layer that allow programmers to exploit the capability of nVidia GPUs as general purpose processors.

Dealing with a video card in this way requires approaching a completely new programming style and acquiring some knowledge about the basic nVidia GPUs architectures, even though all the internal details are masked by the framework.

First of all, as a philosophical remark, a GPU cannot run anything conceived and written for a CPU, as every vector stream architecture. In order to product software that can be executed on a CUDA Capable GPU, the programmer must write natively parallel code using one of the supported languages, extended with ad hoc CUDA primitives. There is no tool that can perform automatic porting of a sequential code into a parallel one.

CUDA exposes the GPU as a "Parallel Co-Processor" that can be used by the CPU to speed-up the computations. More in the details, the CPU - Host - can take advantage of the high amount of parallel threads executable by the GPU - Device - to accelerate parts of a program that are especially well suited for exploiting TLP. According to this approach, the CPU must directly manage the program execution settings on the GPU, provide the data for the computation to the device and collect the outputs when it is done.

One of the most important features of CUDA is that it abstracts away all the physical details of the supported GPUs and always shows to the programmer the very same logical organization (Figure 3.1). These GPUs can be considered a MIMD array of SIMD processors, called MultiProcessors. Each MultiProcessor is composed of 3 elements: a fixed number of cores, an instruction unit and a private memory space. All the MultiProcessors share a public memory space referred to as Device Memory in order to distinguish it from the CPU memory space - Host Memory - that is not directly accessed by the GPU. Due to the property of abstraction mentioned before, the only difference between families of nVidia products is in the amount of



memory, the number of MultiProcessor and the nature of the cores. These factors divide CUDA GPUs into subfamilies identified by an ID, the so called 'Compute Capability'. Some advanced CUDA primitives and features requires a specific Compute Capability.




Figure 3.1: Logical Organization of all the CUDA capable devices. The programmer does not have to take care of the physical organization of the GPU that will actually execute the program.

### 3.1 Multiprocessors

Even if the architectural details of the CUDA capable GPU can significantly differ from a product to another, some common guidelines can be identified. As stated before the MP is a SIMD component: all the SPs belonging to the same MP execute the same instruction on different data. This structure, obviously designed for graphical purposes, make the GPUs also particularly effective in addressing problems that can exploit a huge amount of TLP. From a philosophical point of view, the MPs of these GPUs are designed to be as simple and fast as possible. In order to keep low the complexity, there are neither branch predictors, nor mechanisms to rollback incorrect results. Even if this seems a serious limitation to the performance, it allow the cores of the MP to be completely focused on the arithmetic intensity. As results of this choice, the SPs of the most recent nVidia products are able to perform a double precision MAD (or MUL or ADD) per clock cycle.

## 3.2 Memory Hierarchy

The CUDA memory hierarchy consists of several elements optimized for different memory usages.

The Device Memory is the main memory space of the GPU. It can be accessed by both the CPU and the GPU using different policies, usually with a latency of some hundreds of clock cycles. In order to improve the performance and the usability, it is logically partitioned into three logic components, depending on the access method: the Global Memory, that follows the common 32-, 64-, or 128-byte memory transactions paradigm; Texture Memory, accessed by texture fetching; Constant Memory, managed by special operations.

The Global Memory is the most frequently employed memory space. Usually it is used by the CPU to load the data for the computations into the device and by the GPU to provide the results. Furthermore the Global Memory is the only space completely shared among all the SPs of the device: for this reason it is also exploited for communication among SPs belonging to different MPs. Part of the Global Memory can be used, if necessary, to extend the private memory space of each SP. This special region of the Global Memory is called Local Memory. The Texture Memory can be written by the CPU using the CUDA API and read by the GPU via texture fetching. No GPU texture write mechanism is provided. The Constant memory is a small special memory space that can be used for allocation of variables frequently read. These variables must be allocated by the CPU before the execution on GPU, that can access them solely in read-only mode.

Due to the high latency of the Device Memory, each MP is provided with a private low latency memory space, logically divided into:

- a so called Shared Memory, directly accessible by all the SPs of the MP
- a Constant Cache and a Texture Cache, managed by the framework
- a set of exclusive Registers for each SP

The Shared Memory can be considered as both a sort of "cache" of the Global Memory directly administrated by the cores in the MP and a mechanism for communicating among SPs belonging to the same MP. The Constant Cache and the Texture Cache are L1 caches used to speed-up the access time of the Constant Memory and the Texture Memory, respectively. Due to the fact that Constant Memory and Texture Memory are read-only (from a GPU point of view), no cache coherency protocol is required.

### 3.3 Programming Model

As stated at the beginning of this chapter, the CUDA framework enable the programmer to take advantage of the high number of parallel threads executable by the GPU to exploit TLP: ideally the program is organized into identical sub-problems - working on different data - that can be solved independently. Each of this sub-problems, called Kernels, is mapped onto a thread that will be executed on a SP.

All the threads executed by the SPs of a single MP are logically organized into a structure called Block. Virtually speaking, all the Threads belonging to a Block are executed in parallel. Usually, the number of SPs in a MP is much less than the number of Threads in a Block. For this reason, only a subpart of the Threads is in concurrent execution at a given time - the so called Warp. When a MP is loaded with a Block, it partitions it into warps that get sheduled by a warp sheduler for the execution on that MP. Due to the fact that all the Threads of a Block are executed on the same MP, it should be noticed that they share all the MP resources (i.e. Shared Memory and Caches) and that they can be synchronized using a specific API barriers.

All the Blocks are grouped into another logical structure called Grid. Considering that the number of Blocks of the Grid is usually greater than the number of MPs, not all the Blocks can typically be sheduled at the same time. Since the blocks are unordered, they can execute equally well on a GPU that can handle one block at a time and on one that executes a dozen or a hundred at a time, as a demonstration of the scalability offered by the framework. In order to avoid complicating the Block scheduling process, no extra-block threads synchronization mechanism is provided.

### 3.4 Best Practices

In order to best exploit the resources of a CUDA capable GPU, there are several practices that must be adopted. Even if many of these are strictly dependent on the specific device used, there are some general rules that can be easily identified:

**Memory Transfers** between Host and Device must be reduced to the minimum. Ideally there should be only one transfer Host-Device to store on the GPU the data for the computation and one transfer Device-Host to collect the results.

**GPU Occupancy** must be maximized. That is, the number of warps actually in execution must be closer to the maximum number of "in-fly" warps supported by the Device.




Figure 3.2: nVidia Execution Model, an example of heterogeneous programming.

**Divergent Branches** should be avoided. Due to the fact that all the threads of the warp must execute the same instruction, in case of divergent branches the warp execution will be serialized, reducing the performance.

**Local Memory** usage should be limited in favor of registers because of the high latency of the former.

**Compute Capability** must be considered in order to both tune the GPU execution parameters and avoid unsupported operations.

These three good practices, ordered by decreasing importance, could be considered the most important rules that must be observed to effectively developing in CUDA. It should be noticed that in the past this list was expanded by at least one element, coalescence. In the first CUDA Devices - identified by a so called "compute capability" between 1.0 and 1.1 - all the threads in the same warp had to access the memory words in sequence and, consequently, to avoid multiple reads/writes. Only if this practice is enforced the MP can reduce to the least the number of memory accesses needed to provide the data to all the SPs. With modern devices - compute capability greater or equal to 1.2 - this constraint is much more relaxed: threads can

access any word in any order, including the same words, and a single memory transaction for each segment addressed by the warp is issued. In this cases the problem of coalescence can be completely forgotten.

## Chapter 4

# Design

In this Chapter the two approach to the parallelization of Keccak will be presented. As stated in Chap. ??, the solutions proposed try to reduce the time needed to the hash computation by addressing the problem in two diametrically opposed ways: the first solution, from now on referred to as "local parallelization", attempts to increase the time performance by means of a bunch of threads collaborating for the computation of a single hash; the second solution, from now on referred to as "global parallelization", concentrates on the simultaneous calculation of the hash of different messages, taking advantage from the consideration that usually in the real world the software for the computation of the hash is installed on machines that must serve thousand of different requests per second.

In the following sections the two approaches will be extensively presented.

### 4.1 Local Parallelization

The internal status of the Keccak permutation function is composed by 25 words of 64 bits in a grid 5x5. Since in CUDA the bit to bit operations are rather slow, we decided to use 25 thread, one for every word of the internal state. As described below, every single thread, during the computation, is responsible for calculating the value of a single cell of the matrix, identified by the positions X and Y of the state matrix that are the same of thread in the CUDA thread-grid.

#### 4.1.1 Chi

In the implementation of chi we used a matrix 10x5 of 64 bits words, containing the internal state of the Hash function after the previous step, replicated two times. This because, in CUDA, the modulo operator is rather slow compared with cpu; using a 10x5 matrix the threads that need words out of the

first 5 columns of the matrix can safely complete the operations. The operators NOT, XOR and AND have been used normally. The result is written in a new matrix that will be the new internal state.

#### **4.1.2 Theta**

In the implementation of Theta the internal state is duplicated in a matrix 5x10 for the same reason described for Chi. Every single thread calculates the C value of its own column so that it is repeated 5 times (one for every thread of the column). This procedure is aimed to avoid using IF-patterns that would break the parallelism between threads. The D matrix is calculated in the same way. For the computation of the ROT matrix we were forced to use shift operators that can decrement the performance. At the end every thread copies its result in the corresponding cell of a new matrix that will be the new internal state.

#### **4.1.3 Pi**

The Pi step is implemented using 2 matrices 5x5 with the coordinates X and Y of the new positions that the words will have after the permutation. Every thread reads these coordinates and copies its state word in a new matrix, in the position read, that will be the new internal state.

#### **4.1.4 Rho**

Like in the Theta, in Rho we were forced to use shift operators to implement the bit word rotation; the offset of the rotation depends on the position of the word to rotate in the internal state and is loaded as a constant in a 5x5 matrix. The single thread reads the offset value and makes the rotation of its own word and then copies the result in a new matrix.

#### **4.1.5 Iota**

The implementation of Iota is obviously the more simple since in Iota there is only a bit to bit xor between the first word of the internal state and a 64 bits constant different in every round. Those round constants are preloaded and the operators have been used normally.

### **4.2 Global Parallelization**

The original Keccak structure has been almost completely maintained in this solution, even though many adjustments have been made to maximize the performance on GPU. This optimization process required the main effort: the tuning of both the execution parameters and the compiler directives

leads to the production of very different algorithms before the best configuration has been discovered.

Following a description of the base algorithm and a discussion of the most important design choices.

#### 4.2.1 Base Algorithm

All the designed algorithms have a common base, showed in Alg. 1 The only

---

**Algorithm 1** Calculate  $y = x^n$

---

**Require:**  $n \geq 0 \vee x \neq 0$

**Ensure:**  $y = x^n$

```

 $y \leftarrow 1$ 
if  $n < 0$  then
     $X \leftarrow 1/x$ 
     $N \leftarrow -n$ 
else
     $X \leftarrow x$ 
     $N \leftarrow n$ 
end if
while  $N \neq 0$  do
    if  $N$  is even then
         $X \leftarrow X \times X$ 
         $N \leftarrow N/2$ 
    else  $\{N \text{ is odd}\}$ 
         $y \leftarrow y \times X$ 
         $N \leftarrow N - 1$ 
    end if
end while

```

---

difference between all the solutions designed is the kernel adopted for the computations. Three different kernels have been produced:

- **Kernel Base**
- **Kernel Unrolled**
- **Kernel SH**

The test performed showed that 'Kernel Unrolled' is the most effective. Further details on this in Chap. 6.

#### 4.2.2 Memory Transfers

...



### **4.2.3 Loop Unrolling**

Nvcc problem

### **4.2.4 Registers Usage**

Too many registers, local memory, shared attempt

### **4.2.5 Left Shift**

A famous nvcc bug

## Chapter 5

# Results

### 5.1 Single

### 5.2 Multi

## Chapter 6

# Conclusions

The 'sigle implementation' of CUDA Keccak did not achieve effective performance improvements if compared to the CPU reference version of the algorithm.

This result was not surprising because of several reasons:

**Intrinsic Sequentiality of Keccak** Due to the fact that each step of the algorithm needs the results of the previous one before starting, only the operations belonging to the current step can be actually executed in parallel. This situation leads to a low exploitation of the GPU resources. As described in Section 4, only 25 threads are used, and furthermore this number does not scale with the capabilities of the GPU device.

**Arithmetic Operations** Some operations required by the Keccak algorithm, like SHIFT-64 or bit to bit XOR, reduce the performance in terms of instructions per seconds. Trying to avoid the use of those kind of operations in the algorithm implementation is equivalent to rewriting the algorithm itself. Resuming, a few threads performing rather slow operations leads to an under-exploitation of the possibilities offered by the Cuda Framework.

The 'multi implementation' instead has actually obtained a significant speed-up ... As expected, devices with a compute cap lower than 1.3 ... However not enough, expecially supposing a multithreading cpu implementation ... The reason behind this are many, but one is probably the most important ... Local memory is a memory abstraction that implies "local in the scope of each thread". It is not an actual hardware component of the multi-processor. In actuality, local memory resides in global memory allocated by the compiler and delivers the same performance as any other global memory region. Normally, automatic variables declared in a kernel reside in registers, which provide very fast access. Unfortunately, the relationship between automatic variables and local memory continues to be a source of confusion for CUDA

programmers. The compiler might choose to place automatic variables in local memory when:

- There are too many register variables.
- The compiler cannot determine if an array is indexed with constant quantities. Please note that registers are not addressable so an array has to go into local memory – even if it is a two-element array – when the addressing of the array is not known at compile time.
- **A structure would consume too much register space.**

In this work, especially the last one of the previous has been a big problem ...

## 6.1 Future Developments Suggestions

There are several ways in which this work can be extended and improved, even though these considerations are out of the scope:

**CuKeccak** Design a brand new algorithm, well suited for parallelism, implementing the same hash-function.

**OpenCL** ...