general considerations (~的概述),509 low-voltage (低压~),529-533 speed and noise issues (~的速度和噪声问题),525-529 temperature-independent references (与温度无关的基准),515-522 bandwidth 带宽 modification (~的变化),279-280 noise (噪声~),264 small-signal (小信号~),346-349 Barkhausens Criteria (巴克豪森判据),411,608,612 biasing 偏置,160-166 circuit (~电路),477 common-gate (共栅~),164-165 common-source (共源~),161-164 constant-G_m(恒定 G_m 的~),524-525 differential pair (差动(分)对的~),166 source followers (源跟随器的~),165-166 supply-independent (与电源无关的~),509-512 binary data (二进制数据),2-3 Blackmans theorem (布莱克曼定理),325-330,338-339 Bode plots (波特图),411,413,422,423,427,439-440,664 Bodes analysis of feedback circuits (反馈电路中波特的分析方法),315-331 body effect (体效应),20-22 source follower (源跟随器的~),71 bonding pads (焊盘),757-759 bootstrapping (自举),680,681 bottom-plate sampling (下极板采样),555 BSIM (Berkeley Short-Channel IGFET Model,伯克利短沟道绝缘栅场效应晶体管模型,702, 706 bulk (基底,衬底),8 NFETs/PFETs (NFET/PFET 的衬底),34

C

cancellation (消除), offset (失调的~),598-602
capacitance modeling (电容模型)
MOS device models (MOS 器件的~),707-708
capacitances (电容)
fringe (边缘~),729
MOS devices (MOS 器件的~),27-31

bulk voltage (衬底电压),20-22

parallel (平板~),729 parasitic (寄生~),180 capacitor nonlinearity (电容器的非线性),583-584 capacitors 电容器. 参见 switched-capacitor circuits behavior of MOS devices as (用作电容器的 MOS 器件的特性),37-38 layout in passive devices (无源器件的版图),750-753 monolithic (单片~),555 in passive MOS devices (无源 MOS 器件~),724-727 cascode current mirrors (共源共栅电流镜),139-146 cascode current source (共源共栅电流源),140-146 cascode devices (共源共栅器件) layout (~的版图),739 cascode differential pair (共源共栅差动(分)对),126 cascode gate voltage (共源共栅的栅电压),355 cascode operational amplifier (共源共栅运算放大器),345 folded (折叠式~),355-361 telescopic (套筒式~),351-352 cascades (共源共栅) folded (折叠的~),90-92 low-voltage (低电压~),144-146 poor man's (劣质的~),88-89 cascode stage (共源共栅级),82-92 frequency response (~的频率响应),196-198 input-output characteristic of (~的输入-输出特性),84 model (~的模型),197 Output impedance (~的输出阻抗),85-86 poor mans cascode (穷人的~),88-89 shielding property (~的屏蔽特性),89-90 single-stage amplifiers (~单级放大器),254 small-signal characteristics (~的小信号特性),84 Cauchys Principle of Argument (柯西幅角原理),447 center frequency (中心频率), in voltage-controlled oscillators (压控振荡器的~),632 CG stage (共栅级). 参见 common-gate (CG) stage channel charge injection (沟道电荷注入),550-552 cancellation (~的消除),553-555 channeling (沟道效应),717 channel-length modulation (沟道长度调制),23-24 charge injection (电荷注入)

channel (沟道电荷注入),550-552,553-555

charge modeling (电荷模型)

MOS device models (MOS 器件的~),707-708

charge-pump phase-locked loops (电荷泵锁相环),666-677

basic (基本的~),671-677

charge pump (~中的电荷泵),669-671

dynamics (~的动态特性),672-677

Lock acquisition (锁定捕获),666-677

phase/frequency detector (~的鉴相/鉴频器),667-669

transfer function (~的传输函数),672-677

charge pumps (电荷泵)

in charge-pump phase-locked loops (电荷泵锁相环中的~),669-671

PFD/CP nonidealities (鉴相鉴频器/电荷泵的非理想性),677-681

charge redistribution (电荷再分配)

in noninverting amplifier (同相放大器中的~),563

chemical vapor deposition (CVD) (化学气相沉积),718

circuit design (电路设计)

abstraction levels (~的抽象级别),5-6

circuits (电路)

bandgap reference (带隙基准~),509~535

bias (偏置~),477

common-gate (共栅~),278

differential (差动(分)~),103,579-581

feedback (反馈~),275-282

half (半边~),113-115

multi-pole (多极点~),205-206

noise representation in (~中的噪声表示),236-243

one-pole (单极点~),204

open-loop (开环~),278

precision multiply-by-two (精确乘 2~),567-568

sampling (采样~),543-547

switched-capacitor (开关电容~)

clamp transistors (箝位晶体管),395-396

clock 时钟

feedthrough (~馈通),552-553

closed-loop behavior (闭环特性)

of two-stage operational amplifiers (两级运算放大器的~),493-495

closed-loop frequency response (闭环频率响应) 416-419

closed-loop gain (闭环增益),276-277

closed-loop small-signal performance (闭环小信号性能)

high-speed amplifiers (高速放大器),501-502

closed-loop transfer function (闭环传输 (递)函数),275

CMFB. 见 common-mode feedback (CMFB)

CMOS (complementary MOS) devices (互补 MOS 器件),5

processing technology (~的工艺技术),712-731

CMOS inverters (CMOS 反相器),693

ring oscillators using (采用~的环形振荡器),614

CMOS oscillators,参见 oscillators

CMOS technology (CMOS 技术)

compatibility with bandgap references (~与带隙基准的兼容性),517-518

processing (CMOS 工艺),712-731

collector current variation (集电极电流变化),517

Colpitts oscillators (科尔皮兹振荡器),624-626

common-centroid layout (共中心版图),741

common-drain stage (共漏级). 参见 source follower

common-gate circuit (共栅电路)

with feedback (有反馈的~),278

common-gate (CG) stage (共栅级),75-82,164-165

Frequency compensation using (采用~的频率补偿),437-438

frequency response (~的频率响应(特性)),193-196

at high frequencies (高频下的~),194

input impedance (~的输入阻抗),77,79-82

input-output characteristic (~的输入-输出特性),76

input-referred noise (~的输入参考噪声),249-252

output impedance (~的输出阻抗),79-82

with parasitic capacitance (计入寄生电容的~),180

noise of single-stage amplifiers (单级~放大器的噪声),249-252

transfer function (~的传输(递)函数),180

common-mode behavior (共模特性)

differential pairs (差动(分)对的~),106

common-mode feedback (CMFB) 共模反馈,477-482

Operational amplifiers (运算放大器的~),374-388

sensing techniques (~中的检测技术),377-380

switched-capacitor (开关电容~),571-572

topology (~的结构),377

In two-stage op amps (两级运放中的~),386-388,489-490

common-mode input-output characteristic (共模输入-输出特性),105

common-mode properties (共模特性)

active current mirrors (有源电流镜的~),156-159

common-mode rejection (共模抑制),101 in voltage-controlled oscillators (压控振荡器中的~),633

common-mode rejection ratio (CMRR) (共模抑制比),123 alternative definition of (~的另一种定义),603-604

alternative definition of (~的另一种定义),

common-mode response (共模响应)

differential amplifiers (差动(分)对的~),118-123

common-source (CS) stage (共源级),47-67,161-162

with active load (采用有源负载的~),59-60

complementary (互补~),164

with current-source load (电流源为负载的~),58-59,162-163

with diode-connected load (采用二极管连接为负载的~),52-58

distortion in (~中的失真),577

with feedback (有反馈的~),275

Frequency response (~的频率响应),180-187

gain stage added to (其后加增益级的~),237

high-frequency model (~的高频模型),181

input impedance in (~的输入阻抗),187

NMOS (NMOS~),368,369

output noise of (~的输出噪声),266

PMOS (PMOS 的~),368-369

with resistive degeneration (带电阻负反馈的~),585-586

with resistive load (电阻为负载的~),47-52

single-stage amplifiers (单级放大器~),244-249

slewing in (~中的转换),397

small-signal model of (~的小信号模型),51

With source degeneration (带源极负反馈的~),61-67

transfer function (~的传输(递)函数),181-87

with triode load (工作在线性区的 MOS 为负载的~),60-61

zero calculated in (~中的零点计算),185-186

compensation (补偿)

differential (差分~),485-487

frequency (频率~),420-426,490-493

complementary common-source stage (互补的共源级),164

complementary switches (互补开关),554

conduction (导电性)

subthreshold (亚阈值~),24-25

constant-field scaling (恒定电场下的按比例缩小),692

constant-G_m biasing (恒定 G_m 的偏置),524-525

contact spiking (接触穿刺),721

contact windows (接触孔),721 continuous-time 连续时间 integrator (~积分器),568,569 resistors (~电阻),568,569 feedback amplifiers (~反馈放大器),539-540 control voltage (控制电压),126-128 conversion (转换) differential (差模的~),120-123 corner frequency (转角频率) flicker noise (闪烁噪声的~),235-236 correlated sources (相关源) of noise (噪声的~),225-226 coupling (耦合) one-dimensional cross (一维交叉~),742-743 substrate (衬底~),760-764 cross-coupled oscillators (交叉耦合振荡器),621-623 CS stage (共源级). 参见 common-source (CS) stage current (电流). 参见 biasing amplifiers (~放大器),282-284 copying (复制~),136 drain (漏~),148-149 generation vs. voltage amplification (~生成与电压放大),245 meters (~表),284-286 mismatch (~失配),596-597,679,680 PTAT (与绝对温度成正比的~),523-524 resistive biasing (电阻偏置的~),135 scaling (缩放的~),745-746 tail (尾~),120-121 current-current feedback (电流-电流反馈),297-298 loading in (~中的加载),313-314 current mirrors (电流镜),134-166 active (有源~). 参见 active current mirrors basic (基本~),134-139 cascade (共源共栅~),139-146 noise in (~中的噪声),254-256 current-source load (电流源负载) common-source stage with (采用~的共源级),58-59,162-163 differential pair with (带~的差动(分)对),147

current sources (电流源)

applications of (~的应用),134 cascade (共源共栅~),140-146

NMOS device used by source follower as (源跟随器采用的 NMOS 为~),69 current-voltage feedback (电流电压反馈),291-294

loading in (~中的加载),308-310

curvature correction (曲率校正),522

CVD. 参见 chemical vapor deposition (CVD)

Czochralski method (切克劳斯基晶体生长法),713

D

dangling bonds (悬挂键),234 data (数据)

binary (二进制~),2-3

dead zone in phase-locked loops (锁相环的死区),678-679

deep-submicron effects (深亚微米效应),460-463

degeneration (负反馈)

resistive (电阻~),585-591

delay-locked loops (DLLs) (延迟锁相环),683-685

delay variation (延时变化)

by interpolation (通过插值的~),638-640

by positive feedback (通过正反馈的~),636-638

deposition (淀积),718

designing operational amplifiers (运放的设计),353-354

design rules (设计规则),734-736

device models (器件模型)

choice of (~的选择),92-93

Devices 器件,参见 active devices

MOS devices

NMOS (n-type MOS) devices (NMOS~)

passive devices (无源器件)

PMOS (p-type MOS) devices (PMOS~)

differential amplifiers (差动(分)放大器),100-128

biased by current mirrors (电流镜偏置的~),137-138

common-mode response (~的共模响应),118-123

Gilbert cell (吉尔伯特单元),126-128

differential circuits (差动(分)电路),103

nonlinearity of (~的非线性),579-581

differential compensation (差动(分)补偿),485-487

differential conversion (差模转换),120-123

differential pairs (差动(分)对)

basic (基本的~),103-117

biasing (~的偏置),166

cascode (共源共栅~),126

common-mode behavior of (~的共模特性),106

with current-source load (电流源为负载的~),147

degenerated (负反馈的~),116-117

distortion in (~中的失真),577

frequency response (~的频率响应),198-203

high-gain (高增益~),375

input-output characteristic (~的输入输出特性),104

large-signal behavior (~的大信号特性),106-109

layout (~的版图),739-741

lemma (~的辅助定理),113-114

with MOS loads (MOS 为负载的~),123-126

noise in (~中的噪声),256-262

with offset (有失调的~),593-597

output voltage (~的输出电压),106

with passive load (带无源负载的~),146-148

PMOS (PMOS~),604

qualitative analysis (~的定性分析),104-106

quantitative analysis (~的定量分析),106-117

small-signal behavior (~的小信号分析),110-113

used in tuning ring oscillators (调节环形振荡器中采用的~),633-641

differential realization (差动(分)实现)

in noninverting amplifier (同相放大器的~),564

differential sampling circuits (差动(分)采样电路),554-555

differential signals (差动(分)信号)

response of differential pairs to (差动(分)对对于~的响应),198-203

single-ended signals vs. (单端信号与~),100-102

diode-connected device (二极管连接型器件),136

diode-connected load (二极管连接型器件为负载)

CS stage with (带~的共源级),52-58

diodes (二极管)

layout in passive devices (无源器件的版图),753

DIP. 参见 dual-in-line package (DIP)

discrete-time (离散时间)

integrators (~积分器),569

resistors (~的电阻),569

dissipation (消耗) power (功率~),632 distortion (失真) in common-source stage (共源级中的~),577 in differential pair (差动(分)对中的~),577 even-order (偶次~),597-598 distribution (分布) amplitude (幅值~),224-225 reference (参考源的~),744-746 double-null method (双零方法),338-339 drain (漏极),7,8 drain current (漏电流),12-15,148-149 combining (~的结合),149 of common-source device (共源器件的~),63 saturation of (~的饱和),17 drain-source voltage (漏源电压) output impedance variation with (由~引起的输出阻抗的变化),700-701 dual-in-line package (DIP) (双列直插式封装),764 dummy switches (虚拟开关),553-554 dummy transistors (虚拟晶体管),740

E

EET.见 extra element theorem (EET) electromigration (电迁移),729 enclosure (覆盖),734-735 etching (刻蚀),718 even-order distortion (偶次失真),597-598 exclusive OR (XOR) gate (异或门),652 extension (延伸),735-736 extra element theorem (EET) (额外的元定理),206-208

F

fabrication (制造)
active devices (有源器件~),718-721
CMOS devices (CMOS 器件~),718-730
interconnects (互连的~),727-730
passive devices (无源器件~),721-727
transistor (晶体管~),718-720
feedback (反馈),274-339. 参见 feedback circuits

analysis (~分析)

difficulties associated with (与~相关的困难),299-303

bodes analysis of circuits (~电路中波特的分析方法),315-331

circuits (~电路),275-282

common-gate circuit with (有~的共栅电路),278

common-mode (共模~),374-388

common-source stage with (有~的共源级),275

current-current (电流电流~),297-298,313-314

current-voltage (电流电压~),291-294,308-310

effect on noise (~对噪声的影响),298-299

error (~误差),274

general considerations (~的概述),274-286

negative (负~),410-411

network (~网络),274

oscillatory (振荡的~),609

polarity (~的极性),521

positive (正~), delay

variation by (正~引起的延时变化),636-638

topologies (~结构),286-298

two-pole (两极点的~),609-610

voltage-current (电压电流~),294-297,310-313

voltage-voltage (电压电压~),286-291,304-308

feedback circuits 反馈电路

bandwidth modification (带宽的变化),279-280

gain desensitization (增益的灵敏度),275-278

impedance modification (阻抗变化),278-279

nonlinearity reduction (非线性的减小),280-282

sense and return mechanisms (检测与返回机制),284-286

feedforward (前馈)

amplifiers (~放大器), one-pole (单极点~),412

network (~网络),274

field oxide (FOX) (场氧化层),715

filter (滤波), low-pass (低通~), 228-229

FinFET (鳍式场效应晶体管),36-37

five-stage ring oscillators (五级环形振荡器),615

flicker noise (闪烁噪声),234-236,252-253

corner frequency (转角频率),235-236

floating (浮动)

impedance (~阻抗),174

references (~基准),534 folded-cascode operational amplifier (折叠共源共栅运放),355-361 noise in (~中的噪声),402-403 slewing in (~中的转换),394-395 folded cascades (折叠共源共栅),90-92 folded structures (折叠结构),29 folding (折叠),33 reduction of gate resistance by (通过~减小栅电阻),232 white noise (~的白噪声),224 four-stage ring oscillators (四级环形振荡器),615 frequency (频率),参见 phase/frequency detectors (PFDs) compensation (~补偿),参见 frequency compensation corner (转角~),235-236 multiplication (~倍增),685-686 response,见 frequency response synthesis (~综合),687 frequency compensation (频率补偿),410-414,420-426 common-gate stage used in (采用共栅级的~),437-438 Miller compensation (密勒~),427-428,432 other techniques (其他的~技术),436-439 stability and (稳定性与~)410-455 two-stage operational amplifiers (两级运放的~),426-433 frequency response (频率响应 (特性)) amplifiers (放大器的~),173-214 cascode stage (共源共栅级的~),196-198 closed-loop (闭环的~),416-419 common-gate stage (共栅级的~),193-196 common-source stage (共源级的~),180-187 Differential pairs (差动(分)对的~),198-203 gain-bandwidth trade-offs (~中增益带宽的折中),203-206 gain boosting (增益提高后的~),371-373 general considerations (~的概述),173-180 Miller effect (密勒效应),174-179,181,183,184 fringe capacitance (边缘电容),729

G

gain (增益)

asymptotic form (渐进~形式),336-337 boosting (~的提高),364-373 closed-loop (闭环~),276-277

common-mode (共模~),156-159 crossover frequency (~交叉频率),411,417 desensitization (~的灵敏度降低),275-278 open-loop (开环~),303,306-308,345-346 small-signal (小信号~),146-152 stage, added to common-source stage (添加到共源级的~级),237 voltage (电压~),152-155 gain-bandwidth trade-offs (增益带宽的折中),203-206 gate (栅极),7 cascode voltage (共源共栅中的~电压),355 exclusive OR (异或门),652 resistance (~电阻),232 shadowing (~阴影),740 voltage (~电压),145 Gilbert cell (吉尔伯特单元),126-128 gradient (梯度),741

H

half circuit (半边电路),113-115 differential pair (差动(分)对的~),126 folded cascode operational amplifiers (折叠共源共栅运放的~),357 half-circuit concept (半边电路的概念),152 high frequencies (高频) common-gate stage at (~条件下的共栅级),194 high-frequency model 高频模型 cascode stage (共源共栅级的~),196 common-source stage (共源级的~),181 high-slew-rate operational amplifiers (高转换速率 (高压摆率)运放),397-400 high-speed amplifiers (高速放大器),495-507 closed-loop small-signal performance (~中闭环小信号性能),501-502 design (~的设计),500-501 general considerations (~的概述),496-500 large-signal behavior (~中的大信号特性),505-507 precision issues in (~的精度问题),496-498 scaling (~中的缩放),502-505 speed issues in (~的速度问题),498-500 hot carrier effects (热载流子效应),700 hybrid models (混合模型),303-304

I

impedance (阻抗) Blackmans theorem (布莱克曼~定理),325-330,338-339 floating (浮动~),174 input (输入~),187,189,290-291,296-297 modification (~的变化),278-279 output (输出~),181,287-288,292-293,296-297,369,518-521,525-529,700-701 source (源~),241 inductance (电感) mutual (互感),770-771 self (自感),766-770 inductors (电感器) monolithic (单片~),618 injection (注人) channel charge (沟道电荷~),550-552 input impedance (输入阻抗) common-gate stage (共栅级的~),77,79-82 in common-source stage (共源级的~),187 source follower (源跟随器的~),73,189 and voltage-current feedback (~与电压电流反馈),296-297 voltage-voltage feedback (电压电压反馈的~),290-291 input nodes (输入结点),参见 nodes,output nodes (输出结点) in cascode stage (共源共栅级的输入、输出结点),196-198 in common-gate stage (共栅级的~),193-196 in common-source stage (共源级的~),181-187 and differential pairs (差动(分)对的~),198-203 and source followers (源跟随器的~),188-93 input-output characteristic (输入输出特性),46,48 cascode stage (共源共栅级的~),84 common-gate stage (共栅级的~),76 common-mode (共模的~),105 common-source stage with diode-connected load (带二极管连接型负载的共源级的~),54, 55 differential pairs (差动(分)对的~),104 large-signal (大信号~),151-52 of nonlinear amplifier (非线性放大器的~),281 of nonlinear system (非线性系统的~),576

of sampling circuits (采样电路的~),551

source follower (源跟随器的~),68
input-output transfer function (输入输出传输(递)函数),178
input poles (输入极点),参见 output poles. poles (极点)
in cascode stage (共源共栅级中的~),196-198
in common-gate stage (共栅级中的~),193-196,181-187
differential pairs (差动(分)对中的~),198-203
source followers (源跟随器的~),188-193

input range limitations (输入范围限制),388-390

input-referred noise (输入参考噪声),237-242

of differential pair (差动(分)的~),256-262

input-referred thermal noise (输入参考热噪声)

common-gate stage (共栅级的~),249-252

voltage (~电压),244-249

input voltage (输入电压)

vs. voltage gain of source follower (源跟随器的电压增益与~),69

integrated circuits (集成电路),4

layout,见 layout

packaging, 见 packaging

integrators (积分器)

discrete-time (离散时间~),569

parasitic-insensitive (对寄生电容不敏感的~),570

switched-capacitor (开关电容~),568-571

interconnects (互连)

fabrication (制造中的~),727-730

layout in passive devices (无源器件~的版图),753-758

parallel capacitance (并联电容的~),729

series resistance (串联电阻的~),728

International Solid-State Circuits Conference (ISSCC) (国际固态电路会议),3-4 interpolation (插值法)

delay variation by (通过~改变延时),638-640

inverters,见 CMOS inverters

ion implantation (离子注入),716-717

I/V characteristics (电流-电压特性), MOS (MOS 的~), 10-20

derivation (~的推导),12-19

threshold voltage (阈值电压),10-12

J

jitter (抖动)

in phase-locked loops (锁相环中的~),678-679,681-683