

# Acknowledgements

The work of this thesis has been carried out within the Microelectronics Group at the University of Bergen between August 2015 and May 2016.

I would like to thank my supervisor Kjetil Ullaland for guidance and support throughout the work of this thesis.

A thanks goes to Arild Velure for invaluable documents and the discussions we had regarding the design of the PCB, thoughts and ideas regarding VHDL design and for helping me out understanding SignalTap II.

A special thanks goes to Attiq Ur Rehman, for helping me out with a strategy on how to approach the thesis, and were to begin my work. Also thanks for helping me out with my experiments and for being overall positive to me and my work, and for keeping me motivated through this last semester.

I would also like to thank my girlfriend and partner, Caroline-Sofie Killingstad, for believing in me and keeping my spirit up. Also thank you mom, dad, and the rest of the family, for supporting me throughout the years of my education.

A big apology for burning one of the current regulators on the Cyclone V GT FPGA board, and a big thanks to Kjetil Ullaland and Shiming Yang for attempting to fix my mistake.

Bergen, June 2016

Anders Østevik