

# Chapter 1

## External and Internal Loopback test of the GBT bank Quartus Example

### 1.1 120 MHz reference clock

To be able to conduct a proper loopback test, the Multi-Gigabit Transceiver (MGT) and the Phase-Locked Loops (PLLs) of the Gigabit Transceiver (GBT) must have a input clock frequency of 120 MHz. There are a number of ways to achieve this on the Cyclone V board:

- Using an external clock, like a square wave signal generator.
- Using one of the on-board programmable oscillators.
- Implementing a PLL into the design that multiplies the on-board 50 MHz global clock up to the desired frequency of 120 MHz.

The original approach is to use an external signal generator with differential output to generate the reference clock, as shown in the GBT tutorial videos [? ]. However, at the time of conducting the first tests, there was no available signal generators that could generate a 120 MHz square wave clock for the experiment. Because of this, some time was spent to investigate how to use the internal programmable oscillator as a reference clock.

The approach of implementing an extra PLL into the GBT-example design was also investigated, but attempts of doing so resulted in conflicts between the already implemented transceiver PLLs in the design.

The below sections gives the following descriptions:

- How to setup the internal oscillator on the Cyclone V Field-Programmable Gate Array (FPGA) board for use as reference clock.
- How to setup the *Si338* external oscillator for use as reference clock.

## 1.2 Configuring the on-board oscillator on the Cyclone V board

To achieve a reference clock of 120 MHz without an external clock, the FPGA has an on-board programmable oscillator; the *Si570* from Silabs. It uses Inter-Integrated Circuit (I2C) for serial communication and can be programmed to output frequencies up to  $810\text{ MHz} \pm 50\text{ppm}$ . To program the oscillator, Altera provides a dedicated software called "Clock Control". The Clock Control software is part of the Java based "Board Test System" software, included in the Cyclone V kit which can be found at Altera's websites [? ]. The Cyclone V kit is board specific, so it is therefore important to use the right kit with the right board.

To make use of the Clock Control software has been proven difficult, mainly because of the software being outdated in relevance to the current version of Quartus (at the time of writing, Quartus 15.0 is the newest edition). The solution was to install an older Quartus (version 13.1) using the Windows Operating System (Linux was also attempted, but without any success) and specify the right paths for the related environment variables. The below sections gives a brief description on how this was achieved.

### 1.2.1 Clock Control software setup

The Cyclone V kit is dependent on a number of Quartus related files, including the USB Blaster II device driver, the jtagconfig software and various device libraries included in the Quartus environment. It is therefore important to have the right version of Quartus installed for the Clock Control program to work properly. The version number of the kit (13.0.0.1 at the time of writing) corresponds to the supported version of Quartus, in this case Quartus 13.x (newer versions of Quartus have not proven to be backwards compatible with the Cyclone V kit).

By using Windows, the following steps have been proven to be the best approach to make the Clock Control software work properly. The installed path to Quartus is in this case: `D:\Quartus_13.1`.

### 1.2.2 Steps for configuring Windows to run the Clock Control software

1. Install Quartus 13.x (includes jtagconfig) together with the Cyclone V device support [? ].
2. Set appropriate environment variables. In Windows, this should be set automatically.
  - `PATH` – "`D:\Quartus_13.1`"
  - `QUARTUS_ROOTDIR` – "`D:\Quartus_13.1\quartus`"

- SOPC\_KIT\_NIOS2 – "D:\Quartus\_13.1\nios2eds"
3. Connect the FPGA board to the Personal Computer (PC) using USB Blaster II (Refer to the manual for instructions on how to install the USB Blaster II [? ]).
  4. In Command Prompt (cmd.exe):
    - Navigate to the "board\_test\_system" folder located inside the Cyclone V kit.
    - run "jtagconfig" and confirm connection with the board. If the Command Prompt cannot find jtagconfig, navigate to D:\Quartus\_13.1\quartus\bin using a file explorer and manually start jtagconfig.exe from there
    - run "java -Djava.library.path="D:\Quartus\13.1\bin" -jar clk\_cont.jar". The library path is to ensure that the Java environment have access to the appropriate Quartus libraries it needs to connect with the board.

If done correctly, the Clock Control software will start up and display "Connected to the target" in the message window. The default output frequency of the *Si570* oscillator is 100 MHz. The output frequency is calculated using the following equation:


$$f_{out} = \frac{f_{XTAL} \times RFREQ}{HSDIV \times N1} \quad (1.1)$$

, where  $f_{XTAL}$  is a fixed frequency of 114,2857 MHz; RFREQ is a floating point 38-bit word; and HSDIV and N1 is the output dividers [? ]. The parameters are determined by the Clock Control software based on the user typed frequency. The parameters are then sent serially via the USB Blaster II to the *Si570* chip, where the above formula is used to set the internal registers for the new frequency. Figure 1.1 shows the Clock Control software after a new frequency of 120 MHz is set.


The *Si570* is volatile, meaning that the output frequency is reset back to 100 MHz if power is lost. The procedure must therefore be repeated every time the FPGA is powered on.

To confirm correct operation, a quick measurement of the output clock was done using an oscilloscope. Figures 1.2 and 1.3 shows the output frequency, before and after configuration.

## 1.3 Configuring the *Si338* external oscillator



**Figure 1.1:** Clock Control software by Altera used to program the *Si570*.



**Figure 1.2:** *Si570* Before configuration: 100 MHz.

**Figure 1.3:** *Si570* After configuration: 120 MHz.

## Chapter 2

# Testing and verification of the HDMI daughter card

To verify a working Printed Circuit Board (PCB), the High-Definition Multimedia Interface (HDMI) daughter card underwent a series of tests. The sections below summarize these tests.

### 2.1 Connectivity test

*Since all the components on the PCB were hand soldered (with the exception of the ground pads underneath the High-Speed Mezzanine Card (HSMC) contact), it was particularly important to check for accidental shorts between pins and/or pads.*

#### 2.1.1 Purpose of test

- Verify that there are no shorts between the pins and/or pads of the PCB.
- Check for current draw to confirm that there are no shorts on the power-lines.

#### 2.1.2 Experimental setup

The setup involves the use of a multimeter to go through all pins and check for connection faults according to the schematic. After all shorts have been eliminated, the PCB is to be connected to an external power supply to verify current-draw.

#### 2.1.3 Results

Using a multimeter, all connections were checked and verified that there were no shorts (Some pins on the HSMC were indeed shorted and had to be re-soldered). The PCB was then connected to an external power supply and it was verified that the current draw, with all HDMI-connections left open, were no more than the current drawn from the power-LED, i.e 18 mA.

To confirm connectivity and that there were no further connecting shorts between the pads and/or pins, a simple test-circuit was written in Quartus. Beginning with the transmit-signals: all the relevant Low-Voltage Differential Signaling (LVDS) transmit-signals that are physically connected to the HSMC (port A) connector of the FPGA were connected to a given clock signal. The PCB was then connected to the FPGA board, and the HDMI connectors were probed with the help of an oscilloscope and verified that there was an output signal on every HDMI-transmitter.

The PCB is now ready for connection with the host FPGA for further testing of the transmitter and receiver signals.

## 2.2 External loop-back test for the fiber-optic connector

*To verify that the HDMI daughter card SFP-connector for fiber-optic communication is working correctly, an external loop-back test was conducted.*

### 2.2.1 Purpose of test

- Test the dedicated SFP-connector on the HDMI-daughter card for fiber-optic communication and see that it is capable of sending and receiving information at speeds corresponding the GBT-standard of 4.8Gbit/s.

### 2.2.2 Experimental setup

A fiber-optic cable connected from the transmitter to the receiver using a fiber-module, forming an external loop through the cable, was connected to the SFP-connector of the HDMI-daughter card PCB. Using the GBT Quartus-example together with the In-system-source-and-probe editor and SignalTap II, it was possible to connect the transmitter to a internal counter that counted with increments of one. SignalTap II was then used to monitor and verify that the receiver line received the same incremented counter as the transmitter sent out.

### 2.2.3 Results

## 2.3 External loop-back test for the HDMI connectors

### 2.3.1 Purpose of tests

- Measure the quality of the signal (eye-diagram) at different frequencies up to 300 MHz and see how reflections affects the signal.
- Measure crosstalk between neighboring signal paths.
- Create a test environment using Quartus II in conjunction with SignalTap II to:

- See if it is possible to sample the received signals at different frequencies up to 300 MHz.
- Calculate the bit-error rate at different frequencies up to 300 MHz.

### 2.3.2 Experimental setup


Each HDMI-connector has at least one transmitter- and receiver line. To simulate signal transmission over a distance, a HDMI cable was cut in half and the transmit- and receive lines were soldered together, creating an external loop-back. A pseudo-random generated bit-signal would travel out via one of the transmitters of the FPGA, out through a HDMI-connector, following the cable back into the same HDMI-connector into the receiver input. This is to simulate the transmission path to the Versatile Link (VLDB) card. Because of the trace- and cable-length, a delay is introduced between the transmitted and received signal. As mentioned in chapter ??, a signal propagates through the conductor at a velocity of approximately 15 mm/ns. Cables with two different lengths were tested, to see if it would affect the bit-error rate.

To measure the quality of the LVDS signals with an oscilloscope, differential probes were used.

### 2.3.3 Results



## 2.4 Conclusion and discussions

When measuring the quality of a high-speed signal, the way you measure the signal can have a major impact on the result. This was experienced when attempting to measure the LVDS signals using the differential probes. On the first attempt, small clamps connected to each of the differential probes were coupled to a differential pair that were running from one end of a hdmi-cable, with a terminating resistor in between; in to a transmitter on the HDMI-daughter card. A clock signal was sent from the FPGA through the HDMI-daughter card to the end of the hdmi-cable.



**Figure 2.1:** Small clamps was first used to measure the high-speed signal.

The measurement resulted in signals that were heavily distorted by reflections. It was first thought that these reflections might originate from the traces on the FPGA itself, since the same results were produced when sending the clock signals through a different PCB (a GPIO-card) in place of the HDMI-daughter card. However, the theory was quickly rejected when using a completely different FPGA board produced the same reflections. The cause was in fact due to the small clamps that was used to connect the differential probes. By replacing these with small stubs and redo the measure, the result was quite different, as shown in figures 2.2 and 2.3.



**Figure 2.2:** 100 MHz measured using clamps. **Figure 2.3:** 100 MHz measured using stubs.

As shown in figure 2.3, reflections still occurs and were measured to be in the range of 360 MHz. By doing the same measurements again with both the GPIO-card and the HDMI-daughter card on both available FPGAs, the reflections remained somewhat the same. It is concluded that the most notable signal reflections is caused by the measurement setup, and will not affect



---

the digital data when transmitting or receiving signals. This lead to the loop-back test using SignalTap II in an attempt to sample the signals.



## Chapter 3

# Testing and verification of the Serial interface

### 3.1 Hardware simulation using testbench in Modelsim

#### 3.1.1 Purpose of tests

- Verify correct timing between the baudrate generator, clock and uart.
- Verify correct timing for the uart decoder.
- Verify that the design is working correctly in simulation.

#### 3.1.2 Bitvis Utility Library

The *Bitvis Utility Library* is an open source Very High Speed Integrated Circuit Hardware Description Language (VHDL) testbench infrastructure library for verification of FPGA and ASIC [? ]. It was developed by Bitvis with the aim of simplifying the testbench development process when testing VHDL designs. It was chosen for this test because of the ease of use and fast implementation (see `uart.tb.vhd` for testbench implementation).

#### 3.1.3 Experimental setup

#### 3.1.4 Results

### 3.2 Connection between COM port and UART using Signal-Tap II

*By using SignalTap II to tap the transmitter and receiver lines, it is possible to verify that the FPGA design is responding correctly to the bytes sent from the C-program on the PC side.*

### **3.2.1 Purpose of tests**

- Verify that the C-program is in control of the COM port.
- Verify that there is communication between the FPGA Universal Asynchronous Receiver/Transmitter (UART) and the PC COM port.
- Confirm that the FPGA design and C-program is working together the way they should.

### **3.2.2 Experimental setup**

### **3.2.3 Results**

While testing the FPGA design, it occurred that the UART would hang after a random period of time. The reason as to why this was happening has yet to be found. A quick fix to this, however, was to simply implement a timer that would reset the UART on the condition that no bytes have arrived in a given amount of time when the UART is in the idle state. This is not a permanent fix, since there is a chance that the UART might reset while a byte is under transmission. This might give an explanation as to why the C-program in some cases did not receive all the data it requested during transmission to the FPGA.

## **3.3 Conclusion and discussions**

## **Chapter 4**

### **Conclusion and discussion**