

# Acknowledgements

The work of this thesis has been carried out within the Microelectronics Group at the University of Bergen between August 2015 and May 2016.

I would like to thank my supervisor Kjetil Ullaland for guidance and support throughout the work of this thesis.

A thanks goes to Arild Velure for invaluable documents and the discussions we had regarding the design of the PCB, thoughts and ideas regarding VHDL design and for helping me out understanding SignalTap II.

A special thanks goes to Attiq Ur Rehman, for helping me out with a strategy on how to approach the thesis, and were to begin my work. Also thanks for helping me out with my experiments and for being overall positive to me and my work, and for keeping me motivated through the last semester.

I would also like to thank my friends and fellow students at room 312 for two good years of interesting discussions and shared experiences, with and without academic content.

Bergen, June 2016

Anders Østevik