
CSE 331 HW-4



My processor is exactly the same as above

Instruction	P2	P1	Р0	F2	F1	F0	Desired	ALU	C2	C1	СО
opcode	ALUop			Function			action		ALU	contr	o1
R-TYPE	111			000			AND		110		
R-TYPE	111			001			ADD		000		
R-TYPE	111			010			SUB		010		
R-TYPE	111			011			XOR		001		
R-TYPE	111			100			NOR		101		
R-TYPE	111			101			OR		111		
ADDI	000			XXX			ADD		000		
ANDI	001			XXX			AND		110		
ORI	010			XXX			OR		111		
NORI	011			XXX			NOR		101		
BEQ	100			XXX			SUB		010		
BNE	101			XXX			SUB		010		
SLTI	110			XXX			SLT		100		
LW	000			XXX			ADD		000		
SW	000			XXX			ADD		000		

Instr	Reg	AluSrc	Memto	Reg	Mem	Mem	Branch	ALUop2	ALUop1	ALUop0
	Dest		Reg	Wr	Rd	Wr				
R-type	1	0	0	1	0	0	0	1	1	1
ADDI	0	1	0	1	0	0	0	0	0	0
ANDI	0	1	0	1	0	0	0	0	0	1
ORI	0	1	0	1	0	0	0	0	1	0
NORI	0	1	0	1	0	0	0	0	1	1
BEQ	X	0	Х	0	0	0	1	1	0	0
BNE	X	0	X	0	0	0	1	1	0	1
SLTI	0	1	0	1	0	0	0	1	1	0
LW	0	1	1	1	1	0	0	0	0	0
SW	Х	1	Х	0	0	1	0	0	0	0

Test Instruction memory module

```
dinitial begin
    $readmemb("instruction.txt", ahmet.memory);
    pc=5'b00001;
    # 'DELAY;
    pc=5'b00011;
    # 'DELAY;
-end
```

```
VSIM 6> run

# ,pc=00001,instruction=0000000101100000

# ,pc=00011,instruction=0000101011100001
```

1 0000010001100000
2 0000000101100000
3 0000010001100001
4 0000101011100001
5 0000010001100010
6 0000101011100010
7 0000010001100011

Test Registers module

```
$readmemb("register.txt",ahmet.reg_array);
read_reg_1=3'b001; read_reg_2=3'b010; write_reg=3'b011; RegWrite=1'b0; clk=1'b1;
# `DELAY;
read reg 1=3'b101; read reg 2=3'b011; write reg=3'b001; RegWrite=1'b0; clk=1'b1;
# read_reg_1=101, read_reg_2=011, write_reg=001, RegWrite=0, clk=1
      3
      4
      000000000000000000000000000000011
      000000000000000000000000000000110
   8
      00000000000000000000000000000111
```

Test Main Control module

```
op = 4'b0000;/*R-type*/
#`DELAY;
op = 4'b0001;/*I-type add1-ori..*/
#`DELAY;
op = 4'b0101;/*I-type BEQ*/
#`DELAY;
op = 4'b1000;/*I-type lw*/
#`DELAY;
op = 4'b1001;/*I-type SW*/
#`DELAY;
```

```
# op=0000, RegDst=1, ALUSrc=0, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, Branch_not=0, ALUop0=1, ALUop1=1, ALUop2=1
# op=0001, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, Branch_not=0, ALUop0=0, ALUop1=0, ALUop2=0
# op=0101, RegDst=0, ALUSrc=0, MemtoReg=0, RegWrite=0, MemRead=0, MemWrite=0, Branch=1, Branch_not=0, ALUop0=0, ALUop1=0, ALUop2=1
# op=1000, RegDst=0, ALUSrc=1, MemtoReg=1, RegWrite=1, MemRead=1, MemWrite=0, Branch=0, Branch_not=0, ALUop0=0, ALUop1=0, ALUop2=0
# op=1001, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=0, MemRead=0, MemWrite=1, Branch=0, Branch_not=0, ALUop0=0, ALUop1=0, ALUop2=0
```

Test Alu Control module

```
ALUop2=1'b1; ALUop1=1'b1; ALUop0=1'b1; Func=3'b000;
# `DELAY;
ALUop2=1'b1; ALUop1=1'b1; ALUop0=1'b1; Func=3'b001;
# `DELAY;
ALUop2=1'b0; ALUop1=1'b0; ALUop0=1'b0;
# `DELAY;
ALUop2=1'b1; ALUop1=1'b0; ALUop0=1'b0;
# `DELAY;
ALUop2=1'b0; ALUop1=1'b1; ALUop0=1'b0;
# `DELAY;
ALUop2=1'b1; ALUop1=1'b0; ALUop0=1'b1;
# `DELAY;
# ALUop2=1, ALUop1=1, ALUop0=1, Func=000, C2=1, C1=1, C0=0
# ALUop2=1, ALUop1=1, ALUop0=1, Func=001, C2=0, C1=0, C0=0
# ALUop2=0, ALUop1=0, ALUop0=0, Func=001, C2=0, C1=0, C0=0
# ALUop2=1, ALUop1=0, ALUop0=0, Func=001, C2=0, C1=1, C0=0
# ALUop2=0, ALUop1=1, ALUop0=0, Func=001, C2=1, C1=1, C0=1
```

Test ALU module

```
A = 32'b00000001000000100000011000001;
B = 32'b01100001011000010110000101;
Ci=1'b0;
S=3'b000;
$monitor("time = %2d, A = %32b, B= %32b, A+B= %32b, S= %3b", $time, A, B,F,S);

*DELAY;
A = 32'b00000001000000100000010000001;
B = 32'b01100001011000010110000101;
Ci=1'b0;
S=3'b001;
$monitor("time = %2d, A = %32b, B= %32b, A XOR B= %32b, S= %3b", $time, A, B,F,S);

*DELAY;
A = 32'b100000010000001000000101000001;
B = 32'b01100001011000010110000101100001;
Ci=1'b1;
S=3'b010;
$monitor("time = %2d, A = %32b, B= %32b, A-B= %32b, S= %3b", $time, A, B,F,S);

*DELAY;
A = 32'b1000000100000010000000100000001;
B = 32'b0110000101000010110000101100001;
Ci=1'b0;
S=3'b100;
$monitor("time = %2d, A = %32b, B= %32b, A>B= %32b, S= %3b", $time, A, B,F,S);

*DELAY;
A = 32'b10000001000000100000010000001;
B = 32'b011000010100001011000010100001;
Ci=1'b0;
S=3'b101;
$monitor("time = %2d, A = %32b, B= %32b, A NOR B= %32b, S= %3b", $time, A, B,F,S);

*DELAY;
A = 32'b10000001000000100000010000001;
B = 32'b01100001010000101000010100001;
Ci=1'b0;
S=3'b101;
$monitor("time = %2d, A = %32b, B= %32b, A NOR B= %32b, S= %3b", $time, A, B,F,S);

*DELAY;
A = 32'b100000010000001000000010000001;
B = 32'b01100001010000101000010100001;
Ci=1'b0;
S=3'b111;
```

```
time = 0, A =0000001000000100000010000001, B=01100001011000010110000101100001, A+B=011000100110010011001100110010, S=000

time = 20, A =00000010000001000000100000001, B=011000010110000101100001, A XOR B=011000000110000011000001100000, S=001

time = 40, A =100000100000010000000100000001, B=011000010110000101100001, A B=0001111110011111100111111010000, S=001

time = 60, A =1000001000000100000010000001, B=011000010110000101100001, A NOR B=00011110011111001111100011110, S=100

viiii = 80, A =10000010000001000000100000001, B=011000010110000101100001, A NOR B=00011110101111010111101011110, S=101

viiii = 10, A =1000001000000100000010000001, B=0110000101100010110000101100001, A OR B=111000010110001011000011, S=111
```

Test Data Memory module

TEST ALL INSTRUCTION

	0,pc=00000 ,ins: 000001001100000 data 1=000000000000000000000000000000000000	R2 AND R1
	10,pc=00001 ,ins: 0000000101100000 data 1=000000000000000000000000000000000000	R0 AND R5
	30,pc=00010 ,ins: 0000010001100001 data = 0000000000000000000000000000000000	R2 ADD R1
	50,pc=00011 ,ins: 0000101011100001 data 1=00000000000000000011, read data 2=00000000000000000000011, alu input 2=000000000000000000011, write Data: 00000000000000000000000000000000000	R5 ADD R3
	70,pc=00100 ,ins: 0000010001100010 data 1=000000000000000000000000000000000000	R2 SUB R1
	90,pc=00101 ,ins: 0000101011100010 I data 1=00000000000000000000000011,read data 2=0000000000000000000011, alu input 2=00000000000000000011,write Data: 00000000000000000000000000000000000	R5 SUB R3
	110,pc=00110 ,ins: 0000010001100011 I data 1=0000000000000000000000000000000,read data 2=000000000000000000000000, alu input 2=0000000000000000000000000000,write Data: 00000000000000000000000000000000000	R2 XOR R1
	130,pc=00111 ,ins: 0000101011100011 data 1=000000000000000000000000000000000000	R5 XOR R3
	150,pc=01000 ,ins: 0000010001100100 data 1=0000000000000000000000000000000,read data 2=00000000000000000000000, alu input 2=00000000000000000000000000000,write Data: 11111111111111111111111111111111111	R2 NOR R1
	170,pc=01001 ,ins: 0000101011100100 data 1=00000000000000000000000000010,read data 2=0000000000000000000011, alu input 2=00000000000000000000011,write Data: 11111111111111111111111111111111111	R5 NOR R3
	190,pc=01010 ,ins: 0000010001100101 I data 1=0000000000000000000000000000,read data 2=000000000000000000000000, alu input 2=000000000000000000000000000000000000	R2 OR R3
	210,pc=01011 ,ins: 0000101011100101 I data 1=000000000000000000000000101,read data 2=000000000000000000000011, alu input 2=0000000000000000000011,write Data: 00000000000000000011	R5 OR R3
	230,pc=01100 ,ins: 000101010010101 data 1=00000000000000000000000000000,read data 2=00000000000000000000000000011, alu input 2=000000000000000000000000000000000000	R1 ADDI imm(ALU İNP)
	250,pc=01101 ,ins: 00011011001001011 (data 2=000000000000000000000000000000000000	R5 ADDI imm
	270,pc=01110 ,ins: 00100101001010101010101010101010101010	R2 ANDI imm
	290,pc=0111 ,ins: 0010101100100101	R5 ANDI imm
	310,pc=10000 ,ins: 0011010101010101 idata 1=00000000000000000000000000000,read data 2=000000000000000000000000000000000000	R2 ORI imm
# time: # ,read	330,pc=10001 ,ins: 00111011001001011 idata 1=0000000000000000000000000101,read data 2=0000000000000000000000111, alu input 2=00000000000000000001011,write Data: 00000000000000000000000000000000000	R5 ORI imm
	350,pc=10010 ,ins: 0100010100100101 idata 1=000000000000000000000000000000,read data 2=00000000000000000000000000101, alu input 2=000000000000000000000101,write Data: 11111111111111111111111111111111111	R2 NORI imm
	370,pc=10011 ,ins: 0100101100100101 idata 1-00000000000000000000000000101,read data 2-111111111111111111111111111111111111	R5 NORI imm
	350,pc=10100 ,ins: 0111010010010101 1 data 1=000000000000000000000000000000000000	R2 SLTI imm
	410,pc=10101 ,ins: 0111101100100101 data 1=0000000000000000000000000101,read data 2=000000000000000000000000000000000000	R5 SLTI imm
# time:	430,pc=10110 ,ins: 1000010100000101	

1	0000010001100000	
2	0000000101100000	
3	0000010001100001	
4	0000101011100001	
5	0000010001100010	
6	0000101011100010	
7	0000010001100011	
8	0000101011100011	
9	0000010001100100	
10	0000101011100100	
11	0000010001100101	Instructions (Not include BEQ BNE SW)
12	0000101011100101	
13	0001010100100101	
14	0001101100100101	
15	0010010100100101	
16	0010101100100101	
17	0011010100100101	
18	0011101100100101	
19	0100010100100101	
20	0100101100100101	
21	0111010100100101	
22	0111101100100101	
23	1000010100000101	
24	1000101100000011	

Registers

BEQ, BNE TESTS


time: 0,pc=00000 ,ins: 0101010001000001 ,read data 2=000000000000000000000000000000000000	R2 BEQ R1 >FALSE
time: 10,pc=00001 ,ins: 0101000101000010 ,read data 2=000000000000000000000000000000000000	R0 BEQ R5 >TRUE
time: 30,pc=00100 ,ins: 0000010001100001 ,read data 1=000000000000000000000000000000000000	You can see the
time: 50,pc=0101 ,ins: 00001011100001 ,read data 1=000000000000000000000000000000000000	program counter increment!!

0110000101000010 0110000001000010 < 0000101011100100 0000010001100101 < 000101010100100101 0001101100100101

TEST SW

First sw test

First sw result and second sw test



€ → [7]	000000000000000000000000000000000000000
#- 4 [6]	000000000000000000000000000000000000000
1 − √ [5]	000000000000000000000000000000000000000
- 4 [4]	000000000000000000000000000000000000000
+ > [3]	000000000000000000000000000000000000000
-4 [2]	000000000000000000000000000000000000000
1 − √ [1]	000000000000000000000000000000000000000
1 -4 [0]	000000000000000000000000000000000000000
/test_bench_1/ahmet/instruction	0000010001100000
/test_bench_1/ahmet/pc_current	00010
/test bench 1/ahmet/read data 1	000000000000000000000000000000000000000
/test_bench_1/ahmet/read_data_2	000000000000000000000000000000000000000
/test bench 1/ahmet/ALUSrc	sto
/test_bench_1/ahmet/ALUop0	St1
/test bench 1/ahmet/ALUop1	St1
/test_bench_1/ahmet/ALUop2	St1
/test_bench_1/ahmet/Branch	St0
/test_bench_1/ahmet/Branch_not	sto
/test_bench_1/ahmet/C0	St0
/test_bench_1/ahmet/C1	St1
/test_bench_1/ahmet/C2	St1
/test_bench_1/ahmet/Co	St1
/test_bench_1/ahmet/MemRead	sto
/test_bench_1/ahmet/MemWrite	St0
/test_bench_1/ahmet/MemtoReg	St0
/test_bench_1/ahmet/RegDst	St1
/test_bench_1/ahmet/RegWrite	St1

After memory content second sw