Index

 $\it Note$: Page numbers followed by "f" and "t" refer to figures and tables, respectively.

Compiler menu, 47

CMSIS DSP library, 238-239 Bus fault address, 68t Configurable fault status, 68t Bus fault exception, 83 Configuration and control exercise, 240-244 register, 68t functions, 239-240 Connect option, 269 CMSIS RTOS. See CMSIS Context switch time, 168-169 RTOS, developing with Calling tree, 136 CONTROL register, 134-135, 134f CMSIS RTX and SVC Change Processor State (CPS) instructions, 134-135 Cooperative multitasking, 213 exceptions, 191-194 Circular buffer, 251 Cooperative thread switching, core specification, 111–112 176 - 177coding rules, 114 Clear exclusive (CLREX) Co processor Access Control configuration values, 121t instruction, 148-149 Register (CPARC), 220 core, 112, 117f Clock_1s, 161 core CPU intrinsic instructions, CoreSight, 261 CMSIS. See Cortex CMSIS DAP, 297-298 127-128, 128tmicrocontroller software CMSIS SVD, 292-293 core debug functions, 129-130, interface standard (CMSIS) CMSIS RTOS, developing with, 165 exercise, 293-297 130t Cortex-M0 + MTB, 298-299 core header files, 121 CMSIS RTX and SVC debug architecture, 263f, core register access, 126-127, exceptions (exercise), 264 - 265126t 191 - 194exercise, 265 core structure, 117 semaphores, 193-194 code building and starting debug features, 301 cortex-based microcontrollers, debugger, 179-180 debugger hardware, 264 110f creating and managing threads debug limitations, 271 defined, 109 (exercise), 174-178 embedded trace macrocell device header file, 118-120 (ETM), 281-286 creating threads, 172-174 documentation, 112f error task, 276-277 DSP algorithms, 113 first project, 171-172 hardware configuration, 266 foundations of, 114 first steps with, 167 instrumentation trace macrocell function groups, 122t idle demon, 185 exercise, 185-186 (ITM), 272 instrumentation trace unit (ITM) setting up of (exercise), (exercise), 130-131 inter-thread communication. 272 - 275interrupts and exceptions, 186 - 187software testing using, with 121-125, 122tinterrupt signal (exercise), RTX RTOS, 276 intrinsic bit manipulation 190 - 191signals, 186-187 software testing with, 278-281 (exercise), 128-129 JTAG hardware socket, IO qualifiers, 116t multiple instances, 178 263 - 264MISRA C, 114-116, 114f multiple thread instances MTB (exercise), 299-301 RTOS specification, 112 (exercise), 179 project, setting up, 166-167 processor fault exceptions SIMD instructions, 129 (exercise), 289-292 specifications, 111-112, 111f starting with RTOS, 169-171 software configuration, 266-271 startup code, 117-118 threads, 167-169 software test task, 277-278 system code, 118 management and priority, 176 system control block debug system viewer description time delay, 180-181 support, 286-288 (SVD), 113-114, 292-293 time management, 180 exercise, 293-297 exercise, 181-182 tracking faults, 288-289 CoreSight debug architecture, 5–6 systick function, 122t virtual timers, 182 Cortex microcontroller software and user code comparison exercise, 183-184 waiting for event, 181 interface standard (CMSIS), (exercise), 125-126 18, 109 Code building and starting variable types, 116t Cortex NVIC, 59 CMSIS DAP specification, debugger, 179-180 113-114, 113f, 297-298, Cortex processor operating modes, Command window, 28

297f, 298f

133 - 136

Cortex profiles, 1–3 application, 1 <i>f</i> microcontroller, 1 <i>f</i> real time, 1 <i>f</i> Cortex-A profile, 1–2 Cortex-M0, 1–2, 9–11, 105–106 Cortex-M0+, 1–2, 11–14, 106–107 microtrace buffer (MTB), 298–299 Cortex-M1, 1–2 Cortex-M3, 1–6, 281 Cortex-M4, 1–2, 14–15, 104–105, 281 DSP instructions, 15–16 Cortex-R processor, 1–2, 1 <i>f</i> CPU ID, 68 <i>t</i> CPU registers, 54–55, 86	FIFO message queue, 252–255 FIR filter with block processing (exercise), 245–248 fixed point FFT (exercise), 249–250 FPU integration, 218–219 FPU registers, 219–220 enabling, 220 exceptions and, 220–221 exercise, 221–225 use of, 221 hardware floating point unit, 217–218 instructions, 225–229 load, balancing, 255 load, shouldering, 259–260 Q numbers, fixed point DSP with, 248–249	Fault exceptions, 286–288, 287t bus fault, 83 enabling, 84 hard fault, 83 memory manager fault, 83 registers, 287t usage fault, 82–83 FAULTMASK register, 54–55, 86t, 134–135 FIFO message queue, 252–255 Finite impulse response (FIR) filter, 14, 231–238, 231f with block processing (exercise), 245–248 Fixed point FFT (exercise), 249–250 Floating point context address register (FPCAR), 220–221 Floating point status control
	real-time processing, designing	register (FPSCR), 127,
Data memory synchronization barrier (DMD), 67t Data synchronization barrier (DSB), 67t Data watchpoint and trace (DWT) unit, 5-6 Dbg_sim.ini file, 31 DCODE bus, 66 Debug access port (DAP), 113-114 CMSIS DAP, 113-114, 297-298 Debug menu, 30, 50 DEEPSLEEP mode, 100-101 Dicital signal controllers (DSC)	for, 250 RTX IIR (exercise), 256–259 SIMD instructions, 225–229 exercise, 229–231 Direct memory access (DMA), 162–164, 259–260 Double buffer, 251 Downy, Allen B., 196 Doxegen, 116 E Embedded trace macrocell (ETM), 5–6, 281–286 Erasable programmable read-only memory (EPROM), 261,	219–220 Floating point unit (FPU), 14 <i>f</i> , 217–218 enabling, 220 exceptions and, 220–221 exercise, 221–225 integration, 218–219 registers, 219–220 use of, 221 Freescale freedom board, 18 <i>f</i> G GNU GCC, 17, 17 <i>t</i> Greenhills, 17 <i>t</i>
Digital signal controllers (DSC), 14, 217f Digital signal processing (DSP) for Cortex-M4, 1–2, 217 algorithms, optimizing (exercise), 231–238 CMSIS DSP library, 238–239 exercise, 240–244 functions, 239–240 data processing techniques, 244–245 double/circular buffer, 251 DSP algorithms, optimizing (exercise), 231–238 DSP instructions, 15–16, 225–229	261f Exception model, 86–89 NVIC late arriving, 88 NVIC POP preemption, 89 NVIC tail chaining, 87–88 Exclusive access, 147–150, 147t Execution program status register (EPSR), 55–56 F Fast Fourier transform (FFT), 14, 250 fixed point FFT (exercise), 249–250 Fault exception configuration registers, 287t	Handler mode, 74 Hard disk drive (HDD) control, 1-2 Hard fault exception, 83 Hard fault status, 68t Hardware floating point unit (hardware FPU), 217–218 HFNMIENA bit, 153 I IAR embedded workbench for ARM, 17t ICODE bus, 66, 74–75 Idle demon, 185 exercise, 185–186

IF THEN condition blocks, 57–59	K	Message queue, 204–205,
In-circuit emulator, 262, 262f, 282		207-208, 255
Independent threads, 186	Keil microcontroller development	exercise, 205-206
Infineon Technologies Relax	kit for ARM (MDK-ARM), 17–18, 17 <i>t</i>	Microtrace buffer (MTB), 13f, 298
board, 18 <i>f</i>	lite toolchain, installation, 19	exercise, 299-301
Infinite Impulse Response (IIR),	Keil RTX RTOS, 112, 165,	μvision (MicroVision), 18, 25–26
256-259	203–204, 213	books tab, 239f
Instruction condition codes, 58t	203 204, 213	debugger, 26
Instruction synchronization barrier	L	IDE, 95
(ISB), 67 <i>t</i>		project, 166
Instruction trace window, 37	Lazy stacking, 220–221	MIRA ("Motor Industry Research
Instrumentation trace (ITM),	Lazy State Preservation Enable	Agency"), 114
129-131, 272	(LSPEN) bit, 220–221	MISRA C specification, 114–116
setting up of (exercise),	ledSwitcher() threads, 180	Move general register to special
272-275	Linker data types, 25t The Little Book of Semaphores,	register (MRS), 54-55
software testing using, with	196	Move special register to general
RTX RTOS, 276	Load	register (MSR), 54-55
software testing with, 278–281	balancing, 255	Multiple interrupts, working with
Instrumentation trace macrocell	shouldering, 259–260	(exercise), 89–94
(ITM) unit, 5–6	Logic trace window, 33	Multiply accumulate (MAC), 15
Integrated development	Loop unrolling, 235–236, 237 <i>f</i>	Multitasking support, 147
environment (IDE), 17	Low-power modes, 4–5	Mutex, 167, 201–202
Interrupt continuable instruction	configuring, 101–102	caveats, 203–204
(ICI), 55 <i>f</i>	entering, 101	data exchange, 204
field, 57	exercise, 102–104	exercise, 202–203
Interrupt control and state, 68t	*	
Interrupt handling		N
Interrupt handling	M	Nosted vector interpret controller
entry, 74–76		Nested vector interrupt controller
entry, 74–76 exit, 76–77	Mailbox (exercise), 209-216	Nested vector interrupt controller (NVIC), 4–5, 73–74,
entry, 74–76 exit, 76–77 RTOS, 188–189	Mailbox (exercise), 209–216 configuration, 209–210	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209,	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR),	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27,	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions,
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication,	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise),	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU),	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU), 6–7, 83, 150–152, 151f,	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating modes, 133–136
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189 J Joint test action group (JTAG), 5–6, 262	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU), 6–7, 83, 150–152, 151f, 152f, 153f	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating modes, 133–136 exclusive access, 147–149, 147t exercise, 149–150 interprocessor events, 146–147
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189 J Joint test action group (JTAG), 5–6, 262 debug interface, 262–263	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU), 6–7, 83, 150–152, 151f, 152f, 153f configuration, 152–156	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating modes, 133–136 exclusive access, 147–149, 147t exercise, 149–150 interprocessor events, 146–147 memory protection unit (MPU),
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189 J Joint test action group (JTAG), 5–6, 262 debug interface, 262–263 advantage of, 262–263	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU), 6–7, 83, 150–152, 151f, 152f, 153f configuration, 152–156 exercise, 156–161	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating modes, 133–136 exclusive access, 147–149, 147t exercise, 149–150 interprocessor events, 146–147 memory protection unit (MPU), 150–152, 151f, 152f, 153f
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189 J Joint test action group (JTAG), 5–6, 262 debug interface, 262–263 advantage of, 262–263 disadvantage of, 262–263	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU), 6–7, 83, 150–152, 151f, 152f, 153f configuration, 152–156 exercise, 156–161 limitations, 162–163	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating modes, 133–136 exclusive access, 147–149, 147t exercise, 149–150 interprocessor events, 146–147 memory protection unit (MPU), 150–152, 151f, 152f, 153f limitations, 162–163
entry, 74–76 exit, 76–77 RTOS, 188–189 Interrupt program status register (IPSR), 55–56 Interrupt service routine (ISR), 4–5, 74–75, 123, 144, 256 Interrupts and multicycle instructions, 57 Inter-thread communication, 186–187 interrupt signal (exercise), 190–191 signals, 186–187 exercise, 187–189 J Joint test action group (JTAG), 5–6, 262 debug interface, 262–263 advantage of, 262–263	Mailbox (exercise), 209–216 configuration, 209–210 Mail queue, 204–205, 207–209, 281 Main stack pointer (MSP), 27, 68–69 MBED module, 18f, 298f Memory accelerator, 66–67 Memory barrier instructions, 67 Memory manager fault address, 68t Memory manager fault exception, 83, 288 Memory map and busses, 65–67 Memory pool, 206–208 Memory protection unit (MPU), 6–7, 83, 150–152, 151f, 152f, 153f configuration, 152–156 exercise, 156–161	Nested vector interrupt controller (NVIC), 4–5, 73–74, 86–87, 121, 133, 144, 269 group, 121, 124–125 late arriving, 88 POP preemption, 89 tail chaining, 87–88 No operation (NOP) instructions, 57–58 NULL define, 174 O Operating modes, 74, 133 AHB lite bus interface, 163–164 cortex processor operating modes, 133–136 exclusive access, 147–149, 147t exercise, 149–150 interprocessor events, 146–147 memory protection unit (MPU), 150–152, 151f, 152f, 153f

memory protection unit (MPU) configuration, 152–156 exercise, 156–161 Pend_SVC exception, 143–144 example, 144–146 stack configuration (exercise), 136–138 Supervisor Call (SVC) instruction, 138–139 exercise, 140–143 "Options for Target" dialog, 30, 38	Q Q bit and saturated math instructions, 56–57 Q numbers defining, 248 fixed point DSP with, 248–249 R Raw Opcode, 27 Real-time operating systems (RTOS), 4–5, 9–10, 18, 147	mailbox exercise, 209–216 mail queue, 207–209 memory pool, 206–207 message queue, 205 exercise, 205–206 multiplex, 197 exercise, 197–198 mutex, 201–202 data exchange, 204 exercise, 202–203 mutex caveats, 203–204
OsDelay() function, 184 osKernelStart function, 170 OsPriorityNormal, 176 OsThreadGetId(), 172–173	CMSIS RTOS, 112 on Cortex-M, 165 interrupt handling, 188–189 interthread communication,	preemptive scheduling, 212 priority inversion, 213–214 exercise, 214–216 rendezvous, 198–199 exercise, 199–200
Pend_SVC exception, 143–144 example, 144–146 "Pins" boxes, 31–32, 35 POP preemption, 89 Power management, 99–104 low-power modes, 101–104 Preemptive priority-based scheduling, 170 Preemptive scheduling, 212 PRIMASK, 54–55, 86t register, 134–135 Priority and preemption, 84–85 Priority group and subgroup values, 85–86 Priority inversion, 213–214 exercise, 214–216 PRIVDEFENABLE bit, 153 Privilege default Enable (PRIVDEFENA), 153f Privileged mode, 6–7, 134, 139 Process stack pointer (PSP), 27, 68–69, 134–137	kernel, 167 <i>f</i> multiple instances, 178 semaphores, 201 starting, 169–171 Real-time processing, designing for, 250 Reduced instruction set computing (RISC), 3–4, 53 Relax board, 18 <i>f</i> Round-robin-based scheduling, 212–213 Round-robin preemptive scheduling, 213 RTX, 18, 112 configuration, 166 IIR (exercise), 256–259 RTOS, 252, 276 Run time priority control, 86 S Saturated math instructions, 56–57 and conditional execution, 59–64	round-robin preemptive scheduling, 213 round-robin-based scheduling, 212–213 scheduling options, 211 signaling, 196–197 exercise, 195–199 system timer configuration, 211 thread definition, 210–211 time configuration, 211 using semaphores, 196 SemMultiplex, 198set_BASEPRI() function, 127set_FAULTMASK() function, 127set_PRIMASK() function, 127 SigMod task, 259 Simulation script, 33 Single instruction multiple data (SIMD), 9 CMSIS intrinsics, 129 Cortex-M4 DSP and, 225–229 instructions, 225–229 exercise, 229–231
Program status register (PSR), 27, 55–56, 229 application PSR (APSR), 55–56 execution PSR (EPSR), 55–56 GE bit field results, 229 interrupt PSR (IPSR), 55–56 Programmer's model, 54–55 Project configuration, for Cortex-M family, 38–49	exercise, 59–64 Scatter file, 48–49 Scheduling options, 211 Semaphores, 193–194 barrier (exercise), 200–204 barrier turnstile, 199–200 caveats, 201 configuration, 209–210 cooperative multitasking, 213	16-bit Thumb instruction set, 8, 53 Size field, 154 SLEEP mode, 100 Software development, for Cortex-M Family, 17 blinky project, 20–38 disassembly window, 27–38 register window, 27

Software development, for Cortex-M Family (<i>Continued</i>) building first program (exercise), 19–20 hardware debug, 49–52 installation, 19 Keil microcontroller development kit, 17–18 project configuration, 38–49	System control register (SCR), 101 SystemCoreClockUpdate(), 118 SystemCoreClock variable, 118, 123 System handler control and state, 68t System handler priority, 68t SystemInit() function, 118	Thumb bit, 59 Thumb instruction set, 53, 53 <i>f</i> Time delay, for RTOS, 180–181 waiting for event, 181 Time management exercise, 181–182 Time management, for RTOS, 180 Timeslice configuration, 211 Twatch function, 31–32
toolchains, 17, 17t	System timer configuration, 211	TI
tutorial exercises, 18–19 Software simulator, 18 Source code window, 28 Special registers, 54–55 SRAM, 6–7, 39 Stack configuration (exercise), 136–138 STMicroelectronics discovery board, 18f Stream processing, 244f, 245	System viewer description (SVD) file, 113 Systick function, 122t Systick interrupt (exercise), 77–82, 91 Systick timer, 4–5, 73, 125, 211 T Tail chaining, of NVIC, 87–88 Tasking VX toolset for ARM, 17t	U ULINK2 debugger, 266, 268 Usage fault exception, 82–83 V VECTKEY field, 124–125 Vector table offset, 68t, 95, 99 Virtual timers, 182 exercise, 183–184
Subregion Disable (SRD) field, 162	Thread definition, 210–211	W
Subtract and add with exchange (SAX), 227 Supervisor Call (SVC), 138–139, 139f exercise, 140–143 SVC_DEAD, 142–143 SVC_Handler code, 142	Thread mode, 74, 133–134, 137–139 Threads, 167–169, 200, 213 creating, 172–174, 177–178, 214, 277–278 managing, 174–178	Wakeup interrupt controller (WIC), 4–5, 100–101, 100f WEAK labels, 76 WFE instructions, 101–102 WFI instructions, 101–102
SYSRESET option, 269	Thread_lock(), 150 Thumb-2, 7, 9–10, 53 <i>f</i> , 54,	Write buffer, 67