


# Homework 4

## 1. Sequential Logic Practice


### a) Flip Flops and Gates





**Question 3.8** Given signal A, shown in Figure 3.77, design a circuit that produces signal B.



You can assume that your flip flops have been properly reset.

$$\begin{aligned}
 & \text{Clock divide by 3} \\
 & f_{\text{out}} = f_{\text{CLK}} \times \frac{P}{2^N} \quad \text{with } N \text{ bits counter that adds } p \text{ on each cycle} \\
 & \frac{8}{3} = f \times \frac{P}{2^N} \quad \frac{f}{2^N} = \frac{1}{3} \quad P = \frac{2^N}{3} \quad 8 \text{ bit} \rightarrow 256 \\
 & f_{\text{out}} = 8.33203 \quad N=8 \quad P=85 \quad P = \frac{256}{3} = 85.33 \rightarrow 85 \\
 & f_{\text{out}} = 8.33332 \quad N=16 \quad P=21845 \quad \begin{matrix} 16 \text{ bit} \\ P = \frac{65536}{3} \end{matrix} \rightarrow 21845.33 \rightarrow 21,845 \\
 & N=8 \quad P=85 = 7'61010101
 \end{aligned}$$






~~Still confused by this~~


## b) FSMs

**Exercise 3.26** You have been enlisted to design a soda machine dispenser for your department lounge. Sodas are partially subsidized by the student chapter of the IEEE, so they cost only 25 cents. The machine accepts nickels, dimes, quarters. When enough coins have been inserted, it dispenses the soda and returns any necessary change. Design an FSM controller for the soda machine. The FSM inputs are *Nickel*, *Dime*, and *Quarter*, indicating which coin was inserted. Assume that exactly one coin is inserted on each cycle. The outputs are *Dispense*, *ReturnNickel*, *ReturnDime*, and *ReturnTwoDimes*. When the FSM reaches 25 cents, it asserts *Dispense* and the necessary *Return* outputs required to deliver the appropriate change. Then, it should be ready to start accepting coins for another soda.

Draw the state diagram, then implement the FSM as a schematic (gates, muxes, adders, flops). Bonus: make a verilog module from your schematic!



$N = \text{Nickel}$   
 $D = \text{Dime}$   
 $Q = \text{Quarter}$




$S1 \rightarrow S2 S3 S6$   
 $S2 \rightarrow S3 S4 S7$   
 $S3 \rightarrow S4 S5 S8$   
 $S4 \rightarrow S5 S6 S9$   
 $S5 \rightarrow S0$   
 $S6 \rightarrow S0$   
 $\vdots$

State	Input			Next State
	N	D	Q	
0	0	0	0	S5
1	0	0	0	S2
2	0	0	0	S1
3	0	0	0	S3
4	0	0	0	S4
5	0	0	0	S6
6	0	0	0	S7
7	0	0	0	S8
8	0	0	0	S9
9	0	0	0	S10
10	0	0	0	S11
11	0	0	0	S12
12	0	0	0	S13
13	0	0	0	S14
14	0	0	0	S15
15	0	0	0	S16
16	0	0	0	S17
17	0	0	0	S18
18	0	0	0	S19
19	0	0	0	S20
20	0	0	0	S21
21	0	0	0	S22
22	0	0	0	S23
23	0	0	0	S24
24	0	0	0	S25
25	0	0	0	S26
26	0	0	0	S27
27	0	0	0	S28
28	0	0	0	S29
29	0	0	0	S30
30	0	0	0	S31
31	0	0	0	S32
32	0	0	0	S33
33	0	0	0	S34
34	0	0	0	S35
35	0	0	0	S36
36	0	0	0	S37
37	0	0	0	S38
38	0	0	0	S39
39	0	0	0	S40
40	0	0	0	S41
41	0	0	0	S42
42	0	0	0	S43
43	0	0	0	S44
44	0	0	0	S45
45	0	0	0	S46
46	0	0	0	S47
47	0	0	0	S48
48	0	0	0	S49
49	0	0	0	S50
50	0	0	0	S51
51	0	0	0	S52
52	0	0	0	S53
53	0	0	0	S54
54	0	0	0	S55
55	0	0	0	S56
56	0	0	0	S57
57	0	0	0	S58
58	0	0	0	S59
59	0	0	0	S60
60	0	0	0	S61
61	0	0	0	S62
62	0	0	0	S63
63	0	0	0	S64
64	0	0	0	S65
65	0	0	0	S66
66	0	0	0	S67
67	0	0	0	S68
68	0	0	0	S69
69	0	0	0	S70
70	0	0	0	S71
71	0	0	0	S72
72	0	0	0	S73
73	0	0	0	S74
74	0	0	0	S75
75	0	0	0	S76
76	0	0	0	S77
77	0	0	0	S78
78	0	0	0	S79
79	0	0	0	S80
80	0	0	0	S81
81	0	0	0	S82
82	0	0	0	S83
83	0	0	0	S84
84	0	0	0	S85
85	0	0	0	S86
86	0	0	0	S87
87	0	0	0	S88
88	0	0	0	S89
89	0	0	0	S90
90	0	0	0	S91
91	0	0	0	S92
92	0	0	0	S93
93	0	0	0	S94
94	0	0	0	S95
95	0	0	0	S96
96	0	0	0	S97
97	0	0	0	S98
98	0	0	0	S99
99	0	0	0	S100
100	0	0	0	S101


Output	Input		
	N	D	Q
$D_3 = S5 + S6 + S7 + S8 + S9$	$S6 + S8$	$S7 + S8$	$D_L = S4$
$N = S6 + S8$			
$D = S7 + S8$			
$D_L = S4$			






Output

 $D_3 = S_5 + S_6 + S_7 + S_8 + S_9$   
 $N = S_6 + S_8$   
 $Q = S_7 + S_8 \quad D_L = S_4$





### c) Reasoning about Metastability

**Exercise 3.38** You are walking down the hallway when you run into your lab partner walking in the other direction. The two of you first step one way and are still in each other's way. Then, you both step the other way and are still in each other's way. Then you both wait a bit, hoping the other person will step aside. You can model this situation as a metastable point and apply the same theory that has been applied to synchronizers and flip-flops. Suppose you create a mathematical model for yourself and your lab partner. You start the unfortunate encounter in the metastable state. The probability that you remain in this state after  $t$  seconds is  $e^{-\frac{t}{\tau}}$ .  $\tau$  indicates your response rate; today, your brain has been blurred by lack of sleep and has  $\tau = 20$  seconds.

- (a) How long will it be until you have 99% certainty that you will have resolved from metastability (i.e., figured out how to pass one another)?
- (b) You are not only sleepy, but also ravenously hungry. In fact, you will starve to death if you don't get going to the cafeteria within 3 minutes. What is the probability that your lab partner will have to drag you to the morgue?

$$(a) \text{ Prob not in state: } P = 1 - e^{-\frac{t}{\tau}} \\ .99 = 1 - e^{-\frac{t}{20}} \quad e^{-\frac{t}{20}} = 0.01 \quad \ln e^{-\frac{t}{20}} = \ln 0.01 \\ -\frac{t}{20} = \ln 0.01 \quad t = -20(\ln 0.01) = 92.1033$$

$$(b) \text{ Prob still in metastable state } P = e^{-\frac{t}{\tau}} \quad t = 180 \text{ s} \\ P = e^{-\frac{180}{20}} = 0.0001234 \quad 0.01234 \approx$$

## 2. Combination Logic Review + HDL Practice: ALU


An arithmetic logic unit is a critical building block for a CPU. It does a variety of mathematical operations on two inputs (addition, subtraction, comparison, etc.). The next few problem sets will have us build up the different units inside it. For this problem set we are going to build a 32 bit wide 32:1 MUX and a 32 bit wide adder. Assemble a zip file with the following:

- a mux32.sv file
- an add32.sv file
- all submodule files that you used to make the above
- testbenches that give you confidence that you implemented them correctly
- a Makefile that runs your tests
- a README.md file with
  - A description of how you implemented the modules (you can include pictures or reference notes in your homework pdf)
  - A description of how you tested the mux32.
  - How to run your tests



You may use any of the basic gates for this task (and, or, xor, nor, nand, not, mux2). This cannot have any sequential logic. See the examples directory in the git repository for how to approach this!

Bonus: there's enough code in the examples to make a ripple carry adder, but that's the slowest way to do this. Instead, implement a faster adder, like Carry Look Ahead!


2D1 32



2:1 mux




$$\begin{aligned} & \text{if } s=1, d_1 = d_1 \\ & \text{if } s=0, \text{ then } y=d_0 \end{aligned}$$




$s_1, s_0$	$y$
00	$d_0$
01	$d_1$
10	$d_2$
11	$d_3$

$$\begin{aligned} & s_1 ? (s_0 ? d_3 : d_2) \\ & : (s_0 ? d_1 : d_0) \end{aligned}$$



$$\begin{aligned} & \text{mux}_2(d_0, d_1, s[0], 2) \\ & \text{mux}_2(d_2, d_3, s[0], 2) \\ & \text{mux}(s_1, b, s[0], y) \end{aligned}$$

$d_0$   
 $d_1$   
 $d_2$   
 $d_3$   
 $d_4$   
 $d_5$   
 $d_6$   
 $d_7$   
 $d_8$



$S_4$	$S_3$	$S_2$	$S_1$	$S_0$	Output
0	0	0	0	0	00
0	0	0	0	1	01
0	0	0	1	0	12
0	0	0	1	1	03
0	0	1	0	0	04
0	0	1	0	1	05
0	0	1	1	0	06
0	0	1	1	1	07
0	1	0	0	0	08
0	1	0	0	1	09
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	17
1	0	0	1	0	18
1	0	0	1	1	19
1	0	1	0	0	20
1	0	1	0	1	21
1	0	1	1	0	22
1	0	1	1	1	23
1	1	0	0	0	24
1	1	0	0	1	25
1	1	0	1	0	26
1	1	0	1	1	27
1	0	1	1	0	28
1	0	1	1	1	29
1	1	1	0	0	30
1	1	1	0	1	31

## Metadata

How long did the reading take you? 8

How long did the written part take you? 2

How long did the Verilog part take you? 3