# Advanced Topics in CUDA

Sudsanguan Ngamsuriyaroj Ekasit Kijsipongse Putt Sakdhnagool

Semester 1/2019

### Topics

- Sorting in CUDA
- CUDA reduction
- Error checking on CUDA operations
- CUDA Memory
- Occupancy

### Rank Sort

Number of numbers that are smaller than each selected number counted. This count provides the position of selected number in sorted list; that is, its "rank."

- Assume no duplicated numbers.
- ▶ Overall sequential sorting time complexity of  $O(n^2)$ .
- Not a good sequential sorting algorithm!

### Parallel Rank Sort Using n Threads

- In parallel version, one thread allocated to each number. Finds final index in O(n) steps.
- With all thread operating in parallel, parallel time complexity O(n).

```
For each thread i, do counting in parallel x = 0; for (j = 0; j < n; j++) /* count number less than it */

if (a[i] > a[j]) \times ++;

b[x] = a[i]; /* copy no into correct place */

when I had a thread i, do counting in parallel in
```

Where i is the global ID = blockldx.x\*blockDim.x + threadldx.x

### CUDA Rank Sort When n = T (small n)

```
global void ranksort(int *dA, int *dB) {
1 int i = threadIdx.x; one thread block
   int self = dA[i];
                                      ble c L. 24. x
   int x = 0;
   for (int j=0; j < n; j++) {
       if (self > dA[j])
                               0123458
          x++; 8177 700 x 0000004
   dB[x] = self;
ranksort<<<1,T>>>(dA,dB);
                        // one thread block
```

### CUDA Rank Sort (n/T is an integer)


```
#include<stdio.h>
#define n 64
#define T 16
 global void ranksort(int *dA, int *dB) {
  int i,j, x;
  i = blockIdx.x*blockDim.x + threadIdx.x;
  int self = dA[i];
                                    Jan 310 bal. 20
 x = 0;
  for (j=0; j < n; j++) {
    if (self > dA[j])
       x++;
 dB[x] = self;
int main() {
   int A[n], *dA, *dB;
   int i;
   int size = n * sizeof(int);
```

```
//fill the host array randomly (no duplicated)
for(i = 0; i < n; i++)
  A[i] = n-i;
cudaMalloc( (void**) &dA, size );
cudaMalloc( (void**) &dB,size );
cudaMemcpy(dA,A,size,cudaMemcpyHostToDevice); A A
dim3 dimBlock(T);
dim3 dimGrid(n/T); 4 block
cudaMemcpy(A,dB,size,cudaMemcpyDeviceToHost);
cudaFree (dA);
cudaFree (dB);
//printf the result after sorting
for(i = 0; i < n; i++) {
   printf("%d ",A[i]);
printf("\n");
```

### **Reduction Operation**

Reduce all of the data in an array to a single value that contains some information from the entire array.

Sum, maximum element, minimum element, etc.-




Useful primitive used in lots of applications

### **Sequential Reduction**

- Start with the first element --> partial result
- Process the next element


```
> O(N)
```

```
int sum = data[0];
for (i = 1; i < N; i++) {
     sum = sum + data[i];
}</pre>
```




### **Parallel Reduction**

- ▶ Pair-wise reduction in steps Tree-like structure
- $\log_2 N$  steps
- Assume that the data size is a power of 2 and the operator used in the reduction is associative, e.g. +,\*



### **Reduction in CUDA**



### Simple CUDA Reduction

```
#define n 1024 // power of 2
#define T 256 // n/T must be an integer
 global void reduction(int *data, int stride) {
   int tid = threadIdx.x + blockIdx.x * blockDim.x;
                                                    0, 1, 2, 3, 4, 5
                7+2+4+P
   int idx = 2*stride*tid; 
   if (idx < n) {
      data[idx] = data[idx]+data[idx+stride];
int main () {
   int size = n *sizeof(int);
   int a[n], sum = 0;
   int *dA;
   /* Put random numbers in a[] */
   cudaMalloc( (void**) &dA, size);
   cudaMemcpy( dA, a, size, cudaMemcpyHostToDevice);
```

### Simple CUDA Reduction

```
for (int s=1; s < n; s = s*2) {
    reduction<<<n/th>
    // T>>> (dA,s);
}

cudaMemcpy(&sum, dA, sizeof(int), cudaMemcpyDeviceToHost);

cudaFree(dA);

printf("%d\n",sum);

The first element in dA contains sum.
Other elements are partial sum.
```

### **Error Checking**

```
cudaError_t error;
...

cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);

...

MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);
error = cudaGetLastError();
if (error != cudaSuccess) {
    printf("CUDA Error: %s\n", cudaGetErrorString(error));
    return I;
}

...
```

## Read-modify-write problem in parallel computation

- Multiple customers booking air tickets
- ▶ Each
  - Brings up a flight seat map
  - Decides on a seat
  - Update the seat map, mark the seat as taken
- A bad outcome
  - Multiple passengers ended up booking the same seat

### Race Condition in Concurrent Threads

- ▶ Threads can access (read/write) shared memory.
- Consider two threads each of which is to add one to a shared data item, x. If x was initially 0, what would the value of x be after threads 1 and 2 have completed?
- Suppose that Old and New are registers, and Mem[x] = 0 initially



Time	Thread 1	Thread 2
1	$(0)  \text{Old} \leftarrow \text{Mem}[x]$	
2	(1) New $\leftarrow$ Old + 1	
3	(1) $Mem[x] \leftarrow New$	
4		$(1) Old \leftarrow Mem[x]$
5		(2) Old ← Old + 1
6		(2) $Mem[x] \leftarrow New$

- ▶ Thread I Old = 0
- ▶ Thread 2 Old = I
- Mem[x] = 2 after the sequence



Time	Thread 1	Thread 2
1		$(0) Old \leftarrow Mem[x]$
2		(1) New $\leftarrow$ Old + 1
3		(1) $Mem[x] \leftarrow New$
4	$(1) Old \leftarrow Mem[x]$	
5	(2) New ← Old + 1	
6	(2) $Mem[x] \leftarrow New$	

- ▶ Thread I Old = I
- ▶ Thread 2 Old = 0
- Mem[x] = 2 after the sequence

Time	Thread 1	Thread 2
1	$(0)  \text{Old} \leftarrow \text{Mem}[x]$	
2	(1) New $\leftarrow$ Old + 1	
3		$(0) Old \leftarrow Mem[x]$
4	(1) $Mem[x] \leftarrow New$	
5		(1) New $\leftarrow$ Old + 1
6		(1) $Mem[x] \leftarrow New$

▶ Thread I Old = 0



- ▶ Thread 2 Old = 0
- Mem[x] = I after the sequence



Time	Thread 1	Thread 2
1		$(0) Old \leftarrow Mem[x]$
2		(1) New $\leftarrow$ Old + 1
3	$(0) Old \leftarrow Mem[x]$	
4		(1) $Mem[x] \leftarrow New$
5	(1) New ← Old + 1	
6	(1) $Mem[x] \leftarrow New$	

- Thread I Old = 0
- ▶ Thread 2 Old = 0
- Mem[x] = I after the sequence

## Need Mechanism To Ensure Good Outcomes

thread1: Old  $\leftarrow$  Mem[x]

New ← Old + 1

 $Mem[x] \leftarrow New$ 

thread2: Old  $\leftarrow$  Mem[x]

New ← Old + 1

 $Mem[x] \leftarrow New$ 

thread2:  $Old \leftarrow Mem[x]$   $New \leftarrow Old + 1$   $Mem[x] \leftarrow New$ thread1:  $Old \leftarrow Mem[x]$   $New \leftarrow Old + 1$   $New \leftarrow Old + 1$ 

Time

### Synchronization

- Synchronization is the coordination of threads/processes to operate a system in unison
- Mutual exclusion is a way to ensure only one thread/process accesses a particular resource at a time.
  - Lock and atomic operations are mutual exclusion implementations
- The sections of code, called critical sections, must not be concurrently executed by more than one thread.
- Barrier synchronizes multiple threads so that any wire thread/process must stop at this point and cannot proceed until all other threads/processes reach this barrier.
- ▶ This concept also appears in operating systems.

### Atomic Operations

- Performed by a single instruction on a memory location address
  - Read the old value, calculate a new value, and write the new value to the location
- The hardware ensures that no other threads can access the location until the atomic operation is complete
  - Any other threads that access the location will typically be held in a queue until its turn
  - All threads perform the atomic operation serially
- The advantage of atomic operations is that they are relatively quick compared to locks

- CUDA provides different types of atomic operations
  - Atomic add, sub, inc, dec, min, max, exch (exchange), CAS (compare and swap)
- Atomic Add

int atomicAdd(int\* **address**, int **val**);


- reads the 32-bit word old pointed to by address in global or shared memory, computes (old + val), and stores the result back to memory at the same address. The function returns old.
- Single-precision floating-point atomic add float atomicAdd(float\* address, float val);

### A Simple AtomicAdd() Example

```
device int sum = 0;
  _global___ void addAll(int *data) {
  int localVal = data[blockIdx.x * blockDim.x + threadIdx.x];
  atomicAdd(&sum, localVal);
                                                 Low performance since all
                                                 threads sequentially add
                                                 numbers to sum!!
int main() {
                                                 Use reduction operation
  int *dA,result;
                                                 instead.
  addAll <<< n/T, T>>>(dA);
                                  To read sum, use cudaMemcpyFromSymbol(&result, "sum",
                                  sizeof(int), 0, cudaMemcpyDeviceToHost);
```


### Case Study: Histogram

Histogram is a representation showing the frequency distribution of data, e.g. student grade or height



### **Example: Frequency of Letter**

- In sentence "burberry watches" build a histogram of frequencies of each letter
  - freq(a) = I, freq(b) = 2, freq(c) = I,...




### Histogram: Sequential Code

For each element in the data set, use the value to identify a "bin" to increment

```
// assume an array of student scores from 0 to 9 int data[DATA_SIZE] = {2, 1, 0, 6, 2, 1, 4, 0, ...}; // Counters for 10 different scores int bin[10];
```

```
for(int i = 0; i < BIN_SIZE; i++)
    bin[i] = 0;
for(int i = 0; i < DATA_SIZE; i++)
    bin[data[i]]++;</pre>
```



### histogram.cu

```
#include <stdio.h>

#define n 1024


#define NUMTHREADS 256

__global___ void histogram_kernel( unsigned int *data, unsigned int *bin) {
    int i = blockldx.x * blockDim.x + threadIdx.x; ]
    if (i < n) {
        atomicAdd( &(bin[data[i]]), 1 );
    }
}
```

```
int main (int argc, char *argv[] ) {
     int i;
     int size = n *sizeof(int);
     unsigned int a[n];
     unsigned int bin[10];
     unsigned int *dA, *dBin;
     for (i=0; i < n; i++) {
         a[i] = i % 10;
     cudaMalloc( (void**)&dA, size);
     cudaMalloc( (void**)&dBin, 10*sizeof(int));
                                           dA - a
     cudaMemcpy( dA, a, size, cudaMemcpyHostToDevice);
     cudaMemset( dBin,0, 10*sizeof(int));
     int nblocks = (n+NUMTHREADS-1)/NUMTHREADS;
     histogram kernel << nblocks, NUMTHREADS>>> (dA, dBin);
     cudaMemcpy(bin, dBin, 10*sizeof(int), cudaMemcpyDeviceToHost);
     cudaFree( dA); cudaFree( dBin);
     int count = 0;
     for (i=0; i < 10; i++) {
        printf("Freq %d = %d\n",i,bin[i]);
        count = count + bin[i];
     printf("#elements = %d\n",count);
30
                      ITCS443 Parallel and Distributed Systems
```

### **CUDA Memories**

- GPUs have multiple memory spaces
- How to make the best use of the GPU memory system?
- How to deal with hardware limitation?




### **CUDA Memory Hierarchy**

multiple memory spaces lata from

► On-chip memories => inside SM . The pto

Off-chip memories => device memory

Access Level	Memory Type	Location
Thread-	register	on-chip
private	local Memory	off-chip
Thread block	shared memory	on-chip
	global memory	
Grid	constant memory	off-chip
	texture memory	




### Registers

NOZA Statul 32 resister


- Fastest memory
- Only accessible by a thread
- Lifetime of a thread
- Automatically allocated
  - Typically for scalar variables
- Number of registers is very limited
- Resides in register files
  - Shared across all active threads in an SM
- Cannot access by host

Stirectly




## Shared Memory haid sh

- Extremely fast
- Shared across threads in the same thread block
- Lifetime of a kernel shale helicy
- User-managed
  - Programmers must explicitly allocate shared memory in the kernel
  - shared\_\_ specifier
  - Will discuss later
- Cannot access by host




Global Memory
That register and share memory

- Also called "device memory"
- Accessible by all threads
- Lifetime of a program
- Very high access latency
  - ► 400-800 clock cycles
- Potential of traffic congestion
- Can be allocated and modified by host



### **Constant Memory**

- Special type of global memory
- Read-only
- Cached
- Short latency and high bandwidth when all threads access the same location



temporal locality. Line

Spatial (ecality - space rade are single cache


**Texture Memory** 


Special type of global memory

Read-only

► Cached → extriring a saw s 1 7 1 25


- Optimized for 1D, 2D, or 3D spatial locality in graphic programs
  - Threads read memory is nearby location





#### Local Memory

- Not an actual memory space
- Similar to register
  - Only accessible by a thread
  - ► Lifetime of a thread 👩 💆 🎌 🎖 🔭
  - Automatically allocated
- Resides in global memory
- Used for
  - Storing arrays declared inside a kernel
  - Register spilling



#### Reducing Global Memory Traffic


- Global memory is slow
  - Can be performance bottleneck.
- Reducing global memory access enhances performance
- Using the memory space with caching could improve performance
  - Constant value => constant memory
  - 2D/3D memory accesses => texture memory
- What else?


# Reducing Global Memory Traffic using Shared Memory

- Extremely fast, user-managed, on-chip memory.
  - ~100x faster than global memory
- Could be used as user-managed cache
  - Reduce global memory traffic
- Shared across all threads in a thread block.
  - Data could be loaded from global memory once and shares across all threads in the same block
  - Data will stay in the shared memory as long as
    - The thread block ends its executions
    - Programmer explicitly replace it
- Declare using \_\_shared\_\_ specifier

#### Back to Matrix Multiplication

- Strategy: partition the data into subsets called "tiles", such that each tile fits into the shared memory.
  - Data loaded inside a tile could be reused
  - Make threads that use common elements collaborate
- Each thread can load a submatrix into the shared memory before calculations
- The submatrix will be used by the thread that loaded them and other threads that share them





```
__global__ void matrixMul(float* A, float* B, float* C, int width)
{
      __shared__ float As[TILE_WIDTH] [TILE_WIDTH];
      shared float Bs[TILE WIDTH] [TILE WIDTH];
      int row = blockIdx.y * TILE_WIDTH + threadIdx.y;
      int col = blockIdx.x * TILE WIDTH + threadIdx.x;
     float c val = 0.0f;
      for(int i = 0; i < width/TILE WIDTH; i++){</pre>
           As[threadIdx.y][threadIdx.x] = A[row * width + (i * TILE WIDTH + threadIdx.x)];
           Bs[threadIdx.y][threadIdx.x] = B[(i * TILE WIDTH + threadIdx.y) * width + col ];
           syncthreads();
           for(int k = 0; k < TILE WIDTH; k++)</pre>
                 c val += As[threadIdx.y][k] * Bs[k][threadIdx.x];
           syncthreads();
     C[row * width + col] = c val;
```

```
__global__ void matrixMul(float* A, float* B, float* C, int width)
      shared float As[TILE WIDTH] [TILE WIDTH];
                                                           Allocate As and Bs in
      shared float Bs[TILE WIDTH] [TILE WIDTH];
                                                           shared memory
     int row = blockIdx.y * TILE_WIDTH + threadIdx.y;
     int col = blockIdx.x * TILE WIDTH + threadIdx.x;
     float c val = 0.0f;
     for(int i = 0; i < width/TILE WIDTH; i++){</pre>
          As[threadIdx.y][threadIdx.x] = A[row * width + (i * TILE WIDTH + threadIdx.x)];
          Bs[threadIdx.y][threadIdx.x] = B[(i * TILE WIDTH + threadIdx.y) * width + col ];
          syncthreads();
          for(int k = 0; k < TILE WIDTH; k++)</pre>
                c val += As[threadIdx.y][k] * Bs[k][threadIdx.x];
           syncthreads();
     C[row * width + col] = c val;
```

```
__global__ void matrixMul(float* A, float* B, float* C, int width)
     __shared__ float As[TILE_WIDTH] [TILE WIDTH];
     shared__ float Bs[TILE_WIDTH] [TILE_WIDTH];
     int row = blockIdx.y * TILE_WIDTH + threadIdx.y;
     int col = blockIdx.x * TILE WIDTH + threadIdx.x;
                                                        Iterate through each tile
     float c val = 0.0f;
     for(int i = 0; i < width/TILE WIDTH; i++){</pre>
          As[threadIdx.y][threadIdx.x] = A[row * width + (i * TILE WIDTH + threadIdx.x)];
          Bs[threadIdx.y][threadIdx.x] = B[(i * TILE WIDTH + threadIdx.y) * width + col ]
          syncthreads();
                                                                  Toal dulosa
          for(int k = 0; k < TILE WIDTH; k++)</pre>
                c_val += As[threadIdx.y][k] * Bs[k][threadIdx.x];
           syncthreads();
     C[row * width + col] = c val;
```

```
__global__ void matrixMul(float* A, float* B, float* C, int width)
     __shared__ float As[TILE_WIDTH] [TILE WIDTH];
     shared float Bs[TILE_WIDTH] [TILE_WIDTH];
     int row = blockIdx.y * TILE_WIDTH + threadIdx.y;
     int col = blockIdx.x * TILE WIDTH + threadIdx.x;
     float c val = 0.0f;
     for(int i = 0; i < width/TILE WIDTH; i++){</pre>
           As[threadIdx.y][threadIdx.x] = A[row * width + (i * TILE WIDTH + threadIdx.x)];
           Bs[threadIdx.y][threadIdx.x] = B[(i * TILE_WIDTH + threadIdx.y) * width + col ];
           syncthreads();
                                                  Make sure that all
    c_val += no_c
__syncthreads();
}
C[row * width + col] = c_val; up dale c/a/
                                                  elements are loaded
           for(int k = 0; k < TILE_WIDTH; k++)</pre>
                c val += As[threadIdx.y][k] * Bs[k][threadIdx.x];
```

```
__global__ void matrixMul(float* A, float* B, float* C, int width)
     __shared__ float As[TILE_WIDTH] [TILE WIDTH];
     shared float Bs[TILE WIDTH] [TILE WIDTH];
     int row = blockIdx.y * TILE_WIDTH + threadIdx.y;
     int col = blockIdx.x * TILE WIDTH + threadIdx.x;
     float c val = 0.0f;
     for(int i = 0; i < width/TILE WIDTH; i++){</pre>
          As[threadIdx.y][threadIdx.x] = A[row * width + (i * TILE WIDTH + threadIdx.x)];
          Bs[threadIdx.y][threadIdx.x] = B[(i * TILE WIDTH + threadIdx.y) * width + col ];
          syncthreads();
          for(int k = 0; k < TILE WIDTH; k++)
                c val += As[threadIdx v][k] * Bs[k][threadIdx.x];
            syncthreads();
                                              Make sure calculation
     C[row * width + col] = c val;
                                              are completed before
                                              loading new values values
```

```
__global__ void matrixMul(float* A, float* B, float* C, int width)
     __shared__ float As[TILE_WIDTH] [TILE WIDTH];
     shared__ float Bs[TILE_WIDTH] [TILE_WIDTH];
     int row = blockIdx.y * TILE_WIDTH + threadIdx.y;
     int col = blockIdx.x * TILE WIDTH + threadIdx.x;
                  Any remaining problem?
     float c_
     for(int i = 0; i < width/TILE WIDTH; i++){</pre>
          As[threadIdx.y][threadIdx.x] = A[row * width + (i * TILE WIDTH + threadIdx.x)];
          Bs[threadIdx.y][threadIdx.x] = B[(i * TILE WIDTH + threadIdx.y) * width + col ];
          syncthreads();
          for(int k = 0; k < TILE WIDTH; k++)
               c val += As[threadIdx.y][k] * Bs[k][threadIdx.x];
          syncthreads();
     C[row * width + col] = c val;
```

- ▶ GPU on-chip resources are limited
- Each SMs has limited shared memory space
- Shared memory space is also shared by thread blocks
- What if a thread block allocate large shared memory?
  - Maxwell SM can concurrently execute 32 thread blocks
  - Maxwell SM has 64KB shared memory space
  - ► If a thread block requires 8KB of shared memory
    - ► E.g. TILE\_WIDTH is 64
  - Only 8 thread blocks can reside in an SM at a time


# Occupancy 💥



- A ratio of active warps to the maximum number of active warps supported by the SM
- A ratio of active threads to the maximum number of active threads supported by the SM
  - Simpler definition but not 100% accurate
- Indicate how well the GPU is utilized
- Usually, higher occupancy leads to better performance
  - 60-80% is a reasonable goal for occupancy
  - But not always
- Occupancy Factors
  - Register used per thread
  - Shared memory used per thread block
  - Thread block size

#### Occupancy: Thread block size

- Indicate a units of threads to be executes on an SM
- For example, if a kernel has a thread block size of 80 High
  - Maxwell SM can execute 2048 threads concurrently
  - Only 2000 threads (25 blocks) can be executed
  - ► The remaining 48 threads are idle. 🙌 🤰 🖟
  - Maximum occupancy is 2000/2048 = 98%



#### Occupancy: Register

- Each SM can store a limited number of registers
- Register usage could limit number of threads
- For example, Maxwell GPU has 64K registers per SM
  - Maxwell SM can execute 2048 threads concurrently
  - If a kernel requires 64 registers per thread
  - Only 64K/64 = 1024 threads can be executed on SM
  - Maximum occupancy is 1024/2048 = 50%
- How can we know the number of register requires per threads?
  - Compile program with --resource-usage flags

#### \$ nvcc --resource-usage acos.cu

ptxas info: 1536 bytes gmem, 8 bytes cmem[14]

ptxas info: Compiling entry function 'acos\_main' for 'sm\_30'

ptxas info: Function properties for acos\_main

0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads


ptxas info: Used 6 registers, 1536 bytes smem, 32 bytes cmem[0]

#### Occupancy: Shared Memory

- Each SM has limited shared memory space
- Shared memory space is shared across thread blocks in the SM
- Shared memory could limit number of thread blocks => limiting number of threads
- ► For example, Maxwell GPU has 64KB shared memory per SM
  - Maxwell SM can execute 2048 threads concurrently
  - ► If a kernel requires 8KB of shared memory ◆ 138 8 thee 1 deck
  - Only 64KB/8KB = 8 thread blocks can be executed on SM
  - ▶ If thread block size is 128 threads => 8\*128 = 1024 threads
  - Maximum occupancy is 1024/2048 = 50%

#### Occupancy: How to Compute?

- Nvidia provide a tool called Occupancy Calculator
- Excel calculator for computing maximum occupancy



# Q & A