

Quad SPI












Table 6-4: Boot Mode MIO Strapping Pins

Pin-signal / Mode	MIO[8]	MIO[7]	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]
	VMODE[1]	VMODE[0]	BOOT_MODE[4]	BOOT_MODE[0]	BOOT_MODE[2]	BOOT_MODE[1]	BOOT_MODE[3]
Boot Devices							
JTAG Boot Mode; cascaded is most common ⁽¹⁾			0	0	0	JTAG Chain Routing ⁽²⁾ 0: Cascade mode 1: Independent mode	
NOR Boot ⁽³⁾			0	0	1		
NAND			0	1	0		
Quad-SPI ⁽³⁾			1	0	0		
SD Card			1	1	0		
Mode for all 3 PLLs							
PLL Enabled			0	Hardware waits for PLL to lock, then executes BootROM.			
PLL Bypassed			1	Allows for a wide PS_CLK frequency range.			
MIO Bank Voltage ⁽⁴⁾							
	Bank 1	Bank 0	Voltage Bank 0 includes MIO pins 0 thru 15. Voltage Bank 1 includes MIO pins 16 thru 53.				
2.5 V, 3.3 V	0	0					
1.8 V	1	1					


Notes:

- JTAG cascaded mode is most common and is the assumed mode in all the references to JTAG mode except where noted.
- For secure mode, JTAG is not enabled and MIO[2] is ignored.
- The Quad-SPI and NOR boot modes support execute-in-place (this support is always non-secure)
- Voltage Banks 0 and 1 must be set to the same value when an interface spans across these voltage banks. Examples include NOR, 16-bit NAND, and a wide TPIU test port. Other interface configuration may also span the two banks.





VCCO_MIO0



VCCO_MIO1











Title		<Title>	Rev	<Rev>
Size	Document Number	<Doc>		
Date:	Tuesday, April 09, 2019	Sheet	3	of 12





Layout Note:
Use Fly-by routing and termination for DDR3 control signals.
Resistors should be placed past the last memory IC & as close to the device as possible.

Layout Note:
DDR3 target trace impedances are as follows:
Single Ended Signals = 40 ohms
Differential Signals = 80 ohms











Note:
VDD0 supplies the MDC, MDIO, RESETn, LED[2:0],
CONFIG, CLK125, and the RGMII pins.

RGMII_TXCKOUT	<>	RGMII_TXCKOUT	[3]
RGMII_TXD0	<>	RGMII_TXD0	[3]
RGMII_TXD1	<>	RGMII_TXD1	[3]
RGMII_TXD2	<>	RGMII_TXD2	[3]
RGMII_TXD3	<>	RGMII_TXD3	[3]
RGMII_TXEN	<>	RGMII_TXEN	[3]
RGMII_MDIO	<>	RGMII_MDIO	[3]
RGMII_MDCK	<>	RGMII_MDCK	[3]
PHY_RSTN	<>	PHY_RSTN	[3]

RGMII_RXCK	<>	RGMII_RXCK	[3]
RGMII_RXD0	<>	RGMII_RXD0	[3]
RGMII_RXD1	<>	RGMII_RXD1	[3]
RGMII_RXD2	<>	RGMII_RXD2	[3]
RGMII_RXD3	<>	RGMII_RXD3	[3]
RGMII_RXDV	<>	RGMII_RXDV	[3]

Title			<Title>
Size	Document Number	Rev	
B	<Doc>	0.2	
Date:	Tuesday, April 09, 2019	Sheet	8 of 12



Title			<Title>
Size	Document Number	Rev	<RevCode>
B	<Doc>		
Date:	Tuesday, April 09, 2019	Sheet	11 of 12

