
CSE331 Assignment Report

Ahmed Semih Özmekik

Design

Here is my design:



Problem (mips32_testbench.v)


Everything is working fine in modulas. But for this homework, I have small problem that I couldn't figure it out with integration. Whenever I try to use Program Counter with instruction memory and start the mips processor; 2-3 of the instructions could not be fetched by instruction memory. Therefore can't be decoded and executed.

```
write_data-
write_data-
                            1000000001
                                          [0000000E]
   write_data-
   write_data-
write_data-
                            [00000010]
                                          [000000000000000000000000000010000]
                            [xxxxxxxx]
[be5077ed]
[000F0000]
   write_data-31
write_data-
                                          [101111100101000001110111111101101
                                          2031616
                            [001 F0000]
   write_data-
   write_data-
write_data-
                            [0000e77e]
[0000xxxx]
                                          43806
                            [0000able]
[0000xxxx]
[0000001e]
   write_data-
write_data-
                                          [0000000000000000010101011100011110]
                                         [00000000000000000000000000000011110]
15, write data-
                            [00000011]
[0000001e]
                                          write_data
                            [00000011]
```

As you can see, 7th, 12th, and 14th instruction couldn't fetched. At the end of this document I will be showing that each of this instructions are working properly if I hardcode them into testbench. This test is done on file instruction_testbench.v. Other than this stated issue, there is no other problem.

Control Module (control_testbench.v)

First, I have created the truth table as given below:



Regarding to this, I have found the efficient logic equations to derive the circuit. Here is the test results showing the circuit is working correctly:

```
opcode-20,
           MemRead-1, MemToReq-1,
                                  MemWrite-0,
                                               RegWrite-1, dataExt-11, pickByte-00,
                                                                                    immExt-1
opcode-24, MemRead-1, MemToReq-1, MemWrite-0,
                                              ReqWrite-1, dataExt-11, pickByte-00,
                                                                                    immExt-0
          MemRead-1, MemToReq-1,
opcode-21,
                                  MemWrite-0,
                                              ReqWrite-1, dataExt-10, pickByte-01,
                                                                                    immExt-1
opcode-25,
          MemRead-1, MemToReq-1, MemWrite-0,
                                              RegWrite-1, dataExt-10, pickByte-01,
                                                                                    immExt-0
opcode-OF, MemRead-O, MemToReq-O, MemWrite-O, ReqWrite-1, dataExt-OO, pickByte-10,
                                                                                    immExt-0
          MemRead-1, MemToReq-1, MemWrite-0, ReqWrite-1, dataExt-01, pickByte-10,
opcode-23,
                                                                                    immExt-0
opcode-28, MemRead-0, MemToReq-0, MemWrite-1,
                                              ReqWrite-0, dataExt-11, pickByte-00,
                                                                                    immExt-0
opcode-29, MemRead-0, MemToReq-0, MemWrite-1,
                                              ReqWrite-0, dataExt-10, pickByte-01,
                                                                                    immExt-0
opcode-2b, MemRead-0, MemToReq-0, MemWrite-1, ReqWrite-0, dataExt-01, pickByte-10,
                                                                                    immExt-0
```

Control module works as it supposed to do. In any case if we face an issue in testing the mips32 module, the reason might the uncorrectly created truth table for opcodes. We will be testing the signals in mips32 module.

Instruction Memory Module (instruction_memory_testbench.v)

Here is *inst.txt*:

Here is the assembly:

load byte, 1, 3, 1 load byte unsigned, 4, 6, 14 load halfword, 9, 15, 36 load upper imm, 15, 0, 63 store byte, 3, 1, 1 store halfword, 1, 0, 0 store word, 9, 17, 0

Here is read instructions from inst.txt memory file:

```
0x10000000001000110000000000000001
Inst
     01
         0×10010000100001100000000000001110
Inst
     11
         0×100101010010111100000000000100100
Inst
     21
     31
Inst
        : 0x001111011100000000000000000111111
         0×10100000011000010000000000000001
Inst
       1
     51
         Inst
     61
         Inst
```

```
Opcode-100000
                           [20],
                                 Rs-00001
                                           [01],
                                                 RE-00011
                                                           [03],
                                                                 Imm-00000000000000001
                                                                                        [0001]
       01
Inst
                           [24],
Inst
       11
            Opcode-100100
                                 Rs-00100
                                           [04],
                                                 RE-00110
                                                           [06],
                                                                 Imm-0000000000001110
                                                                                        [000e]
       21
            Opcode-100101
                           [25],
                                 Rs-01001
                                           [09],
                                                 RE-01111
                                                           [0E],
                                                                 Imm-0000000000100100
                                                                                        [0024]
Inst
       31
            Opcode-001111
                           [0E],
                                 Rs-01110
                                           [Oe], Rt-00000
                                                           [00],
                                                                 Imm-0000000000111111
                                                                                        [003E]
Inst
            Opcode-101000 [28], Rs-00011
                                                                 Imm-00000000000000001
                                           [03], Rt-00001 [01],
                                                                                        [0001]
Inst
       si
            Opcode-101001 [29], Rs-00001
                                           [01], Rt-00000
                                                           [00],
                                                                 Imm-00000000000000000
                                                                                        [0000]
Inst
            Opcode-101011 [2b], Rs-01001 [09], Rt-10001 [11],
                                                                 Imm-0000000000000000
                                                                                        100001
Inst
```

There won't be any writings to instruction memory. And reading from instruction memory is working as expected.

Register Memory Module (register_testbench.v)

Here is *register.txt*, all 32 registers are zeroed:

Here is test bench:

```
read_reg1 = 5'b00000;
read_reg2 = 5'b00001;
write_reg = 5'b00000;
reg_write = 0;
#`DELAY;
read_reg1 = 5'b00010;
read_reg2 = 5'b00011;
write_reg = 5'b00000;
reg_write = 0;
#`DELAY;
read_reg1 = 5'b00111;
# DELAY;
read_reg1 = 5'b00100;
read_reg2 = 5'b00001;
write_reg = 5'b00101;
# DELAY;
read reg1 = 5'b00101;
read_reg2 = 5'b00001;
write_reg = 5'b00111;
# DELAY;
```

Test #1: It only reads from r0 and r1. Since they are both zero. read data1, and read data2 is 0.

Test #2: Same reading test done as the first test.

Test #3: Write -1, to r4.

Test #4: Read from r4. It is read as -1 as it supposed to do. Since we changed the r4 in Test #3. And

write -2 to r5.

Test #5: Read from r5. It is read as -2. Write -2 to r7. Let's the final view of *register.txt*.

8th line : r4 = -1 9th line: r5 = -2 11th line: r7 = -2

They are changed as expected. Writing and reading from register memory is working correctly.

Data Memory Module (data_memory_testbench.v)

Here is *data_memory.txt* before start: 32 address exist with 32 bits length.

Here is the test bench. (Left one is in above, right is in below.):

```
clk = 1;
address = 0; // do nothing.
write data = 1;
mem_read = 0;
mem write = 0;
pick byte = 0;
#`DELAY;
address = 0; // read add0.
write_data = 1;
mem_read = 1;
mem_write = 0;
pick_byte = 0;
#`DELAY;
address = 0; // write a word to add0.
write_data = 32'hffffffff;
mem_read = 0;
mem write = 1;
pick byte = 2;
#`DELAY;
address = 0; // read from add0.
write_data = 8'hff;
mem_read = 1;
mem write = 0;
pick byte = 2:
```

```
address = 1; // write a halfword to add1.
write data = 32'hffffffff;
mem read = 1;
mem\ write = 1;
pic\overline{k} byte = 1;
#`DELAY;
address = 1; // read from add1.
write_data = 32'hffffffff;
mem read = 1;
mem write = 0;
pic\overline{k} byte = 1;
#`DELAY;
address = 2; // write a byte to add2.
write_data = 32'hffffffff;
mem read = 1;
mem_write = 1;
pick_byte = 0;
#`DELAY;
address = 2; // read from add2.
write data = 32'hffffffff;
mem read = 1:
mem write = 0;
pick_byte = 0;
# DELAY:
```

```
0, write_data-00000001, mem_read-0, mem_write-0, pick_byte-00,
address -
                                                                                             read data-xxxxxxx
address -
                     0, write_data-00000001, mem_read-1, mem_write-0, pick_byte-00, read_data-00000000
address -
                     0, write_data-ffffffff, mem_read-0, mem_write-1, pick_byte-10, read_data-00000000
address -
                     0, write_data-000000FF, mem_read-1, mem_write-0, pick_byte-10, read_data-FFFFFFFF
address -
                     1, write_data-FFFFFFFF, mem_read-1, mem_write-1, pick_byte-01, read_data-000000000
                     1, write_data-FFFFFFFF, mem_read-1, mem_write-0, pick_byte-01, read_data-0000FFFF 2, write_data-FFFFFFFFF, mem_read-1, mem_write-1, pick_byte-00, read_data-00000000
address -
address -
address
                      2, write_data-FFFFFFFF, mem_read-1, mem_write-0, pick_byte-00, read_data-000000FF
```

Test #1 : All signals are set 0. Read data is being don't care as expected.

Test #2: Read add0. Which is 0.

Test #3: Writes a word (0xffffffff) to add0. (pick_byte=0 byte, pick_byte=1 half_word, pick_byte=3 word.)

Test #4: Reads from add0, which is the value written in test #3.

Test #5: Writes a halfword to add1.

Test #6: Read from add1, which is the value written in test #5.

Test #7: Writes a byte to add2.

Test #8: Read from add2, which is the value written in test #7.

4th line : add0 = 0xffffffff 5th line : add1 = 0xffff 6th line: add2 = 0xffff

All signals are working correctly and results written to memory file as expected. Writing and reading from data memory is working correctly.

Testing Each Instruction (mip32_instruction_testbench.v)

Instruction: load byte, 1, 3, 1

```
opcode-100000 [0x20][32]
$rs-00001 [0x01][ 1]
Srt-00011 [0x03][ 3]
imm-0000000000000001 [0x0001][
01
                                            01
                                            01
signal_MemRead- 1
siqnal_MemToReq - 1
siqnal_MemWrite - 0
signal_RegWrite- 1
siqnal_dataExt - 11
signal_pickByte - 00
siqnal_ImmExt - 1
111
                                             11
01
```

Instruction: load byte unsigned, 4, 6, 14

```
opcode-100100 [0x24][36]
$rs-00100 [0x04][ 4]
$rt-00110 [0x06][ 6]
imm-0000000000001110 [0x000e][
                       141
01
01
                                                0.1
signal MemRead- 1
signal_MemToReq - 1
signal_MemWrite - 0
signal_RegWrite- 1
signal_dataExt - 11
signal_pickByte - 00
signal_ImmExt - 0
extended imm - 00000000000000000000000001110 [0x0000000e]
                                                1411
alu_result - 000000000000000000000000001110 [0x0000000e][
                                                141
```

Instruction: load halfword, 9, 15, 12

```
opcode-100101 [0x251[37]
$rs-01001 [0x09][ 9]
$rt-01111 [0x0f][15]
imm-0000000000001100 [0x000c][
                    121
01
01
signal MemRead- 1
signal_MemToReq - 1
signal_MemWrite - 0
signal_RegWrite- 1
signal_dataExt - 10
siqnal_pickByte - 01
siqnal_ImmExt - 0
1211
                                        121
                                      01
011
```

```
opcode-001111 [0x0F][15]
Srs-01110 [0x0e][14]
$rt-00000 [0x00][ 0]
imm-0000000000111111 [0x003E][
41287681
                                                             01
read_data2- 00000000001111110000000000000000 [0x003F0000][
                                                        41287681
signal MemRead- 0
signal MemToReg - 0
signal MemWrite - 0
signal RegWrite- 1
signal dataExt - 00
signal_pickByte - 10
signal_ImmExt - 0
extended_imm - 000000000000000000000000111111 [0x0000003F[
                                                              6311
alu_result - 00000000000000000000000111111 [0x0000003F][
                                                             631
result- 0000000000111111000000000000000000 [
                                         412876811
       101000 10-2011401
```

Instruction: store word, 2, 0, 2 // Mem[2] = r0 (r0 = 4128768 from above.)

```
opcode-101011 [0x2b][43]
$rs-00010 [0x02][ 2]
$rt-00000 [0x00][ 0]
imm-0000000000000010 [0x0002][
21
01
                                  41287681
read_data2- 0000000000111111000000000000000 [0x003F0000][
signal_MemRead- 0
signal_MemToReq - 0
signal_MemWrite - 1
siqnal_ReqWrite- O
signal_dataExt - 01
siqnal_pickByte - 10
signal_ImmExt - 0
211
21
21
                            211
```

Instruction: load word, 1, 2, $\frac{2}{\sqrt{\frac{1}{2}}} = 4128768$

```
opcode-100011 [0x23][35]
$rs-00001 [0x01][ 1]
$rt-00010 [0x021] 21
imm-0000000000000010 [0x0002][
4128768]
                                         01
01
signal_MemRead- 1
signal_MemToReq - 1
signal_MemWrite - 0
siqnal_ReqWrite- 1
siqnal_dataExt - 01
signal_pickByte - 10
signal_ImmExt - 0
211
21
result- 000000000011111100000000000000000 [
                           4128768][
                                   41287681
```

Instruction: store byte, 3, 1, 1

```
opcode-101000 [0x28][40]
$rs-00011 [0x03][ 3]
$re-00001 [0x01][ 1]
imm-000000000000001 [0x0001][
                1]
01
01
signal_MemRead- 0
signal_MemToReq - 0
signal MemWrite - 1
siqnal_ReqWrite- 0
siqnal_dataExt - 11
signal_pickByte - 00
111
11
11
                         111
```

Instruction: store halfword, 1, 0, 0

```
opcode-101001 [0x29][41]
$rs-00001 [0x01][ 1]
$rt-00000 [0x00][ 0]
imm-000000000000000 [0x0000][
                   01
01
01
read_data2- 000000000111111000000000000000 [0x003F0000][
                                  41287681
siqnal_MemRead- 0
siqnal_MemToReq - 0
siqnal_MemWrite - 1
signal_ReqWrite- 0
signal_dataExt - 10
siqnal_pickByte - 01
011
01
110
                                   01
```

All ALU results, parsers, signals, writing and readings are working as expected.

Mips32 Module (instruction_testbench.v)

There will be 2 test samples for each instruction.

r2 = 0xbeefdead M[17] = 0xbe5077ed

r3 = 10 M[18] = 0xca55e77e

r4 = 0xbabadede m[19] = 0xdeadbea7

r6 = 0xba5eba11 M[21] = 0xf01dab1e

r7 = 0xbedabb1e M[22] = 0xf005ba11

r20 = 20

data:

Memory Before:

10111110010100000111011111101101 11001010010101011110011101111110 110111101010110110111111010100111 111100000001110110101011100011110 11110000000001011011101000010001

Register Before:

Store Word

```
Sw, 3, 4, 1 (M[\$r3 + 1] = \$r4)
sw, 3, 2, 2 (M[\$r3 + 2] = \$r2)
```

```
opcode-101011 [0x2b][43]
$rs-00011 [0x03][ 3]
$rt-00100 [0x04][ 4]
imm-000000000000001 [0x0001][
111
10]
read_data2- 101110101011101011011110111110 [0xbabadede][3132808926]
signal_MemRead- 0
signal_MemToReg - 0
signal_MemWrite - 1
siqnal_ReqWrite- 0
siqnal_dataExt - 01
signal_pickByte - 10
1]]
                                            111
111
opcode-101011 [0x2b][43]
$rs-00011 [0x03][ 3]
$rt-00010 [0x02][ 2]
imm-0000000000000010 [0x0002][
write_data- 000000000000000000000000001100 [0x0000000c][
                                           121
101
read data2 - 10111110111011111101111010101101 [0xbeefdead][3203391149]
signal_MemRead- 0
signal MemToReg - 0
signal_MemWrite - 1
signal_RegWrite- 0
siqnal_dataExt - 01
signal_pickByte - 10
siqnal_ImmExt - 0
211
                                            12]
121
```

Store Half Word

```
Sh, 3, 6, 3 (M[\$r3 + 3] = \$r6[0:15])
sh, 3, 7, 4 (M[\$r3 + 4] = \$r7[0:15])
```

Store Byte

```
Sb, 3, 6, 5 (M[r3 + 5] = r6[0:7])
```

sb, 3, 7, 6 (M[\$r3 + 6] = \$r7[0:7])

Load Word

```
Lw, 3, 8, 7 ($r8 = M[$r3 + 7])
```

```
lw, 3, 9, 8 ($r9 = M[$r3 + 8])
```

Load Upper Imm

Lui, 0, 2, 15 (\$r2 = 0xF0000)

Lui, 0, 1, 31 (\$r1 = 0x1F0000)

Load Halfword Unsigned

```
Lhu, 20, 10, -1 (\$r10 = M[\$20 - 1])
```

Lhu, 20, 11, 1 (\$r11 = M[\$r20 + 1])

```
opcode-100101 [0x25][37]
  $rs-10100 [0x14][20]
 Srt-01010 [0x0a][10]
# imm-111111111111111 [0xFFFF][65535]
# write_data- 000000000000000101111010100111 [0x0000bea7][
# read_data1- 0000000000000000000000010100 [0x00000014][
# read_data2- 0000000000000001100111111111 [0x0000e77e][
                                                                      488071
 signal_MemRead- 1
 signal_MemToReq -
signal_MemWrite -
 signal_ReqWrite- 1
signal_dataExt - 10
signal_pickByte - 01
result- 000000000000000001011111010100111 [
                                                    48807][
                                                                 488071
 opcode-100101 [0x25][37]
# $rs-10100 [0x14][20]
# $rs-01011 [0x0b][11]
# imm-000000000000001 [0x0001][
 438061
                                                                         201
 signal_MemRead- 1
 signal_MemToReq - 1
signal_MemWrite - 0
  signal_RegWrite- 1
 111
                                                                          211
  result- 000000000000000010101010101011110 [
                                                    4380611
                                                                 438061
```

Load Byte Unsigned

```
Lbu 20, 12, -1 ($r12 = M[$r20 - 1])
```

lbu 20, 13, 1 (\$r13 = M[\$r20 + 1])

```
opcode-100001 [0x21][33]
$rs-10100 [0x14][20]
$rt-01100 [0x0c][12]
imm-111111111111111 [0xfffff][65539]
write_data- 0000000000000000xxxxxxxxxxxxxx [0x0000xxxx][
read_datal- 000000000000000000000001010 [0x00000014][
                                                                                                               201
read_data2- 00000000000000001010101100011110 [0x0000able][
                                                                                                          438061
signal_MemRead- 1
signal_MemToReq -
siqnal_MemToReq - 1
siqnal_MemToReq - 0
siqnal_ReqWrite - 0
siqnal_ReqWrite - 1
siqnal_dataExt - 10
siqnal_pickByte - 01
siqnal_pickByte - 01
siqnal_limmExt - 1
extended_imm - 000000000000001000000000010011 [0x00010013[]
sault - 000000000000000000000000010011 [0x00010013][]
                                                                                                             6993911
                                                                                                            699991
opcode-100001 [0x21][33]

$rs-10100 [0x14][20]

$rt-01100 [0x0c][12]

imm-0000000000000001 [0x0001][
write_data- 000000000000000001010100011110 [0x0000able][
read_datal- 0000000000000000000000010100 [0x00000014][
                                                                                                          438061
                                                                                                               201
read_data2- 00000000000000000xxxxxxxxxxxxx [0x0000xxxx][
siqnal_MemRead- 1
siqnal_MemToReq -
111
 result- 00000000000000001010101100011110 [
                                                                               438061[
                                                                                                   438061
```

Load Halfword

```
Lh, 20, 14, 2 (\$r14 = M[\$20 + 2])
```

```
Lh, 20, 15, 1 ($r15 = M[$r20 + 1])
```

Load Byte

```
Lb, 20, 16, 2 (\$r16 = M[\$20 + 2])
```

Lb, 20, 17, 1 (\$r17 = M[\$r20 + 1])

```
opcode-100000 [0x20][32]
$rs-10100 [0x14][20]
$rt-10000 [0x10][16]
Fre-10000 [0x10][10]
imm-000000000000001 [0x00002][ 2]
write_data- 000000000000000000000000010001 [0x0000001][
read_data1- 0000000000000000000000001010 [0x00000014][
read_data2- 00000000000000000000001110 [0x00000014][
                                                                       201
                                                                       301
signal_MemRead- 1
siqnal_MemToReq - 1
siqnal_MemWrite - 0
211
                                                                        221
result- 0000000000000000000000000000000001 [
opcode-100000 [0x20][32]
$rs-10100 [0x14][20]
$re-10001 [0x11][17]
301
111
211
301
```

Memory After: Register After:

Those instructions executed in order. Regarding to given order, you can compare the memories and check that they are working properly.

Small Modules

2X1 MUX (mux_2X1_testbench.v)

S0: B, S1:A

```
# a-0, b-0, s-0, y-0
# a-0, b-1, s-0, y-1
# a-1, b-0, s-0, y-0
# a-1, b-1, s-0, y-1
# a-0, b-0, s-1, y-0
# a-0, b-1, s-1, y-0
# a-1, b-0, s-1, y-1
# a-1, b-1, s-1, y-1
```

32 bit 2X1 MUX (mux 2X1 32bit testbench.v)

S0: B, S1: A. As it can be seen from the picture, the select bit picks the correct 32 bit number:

```
123, Б-
                          10, s-0,
                                              10
                                          989123
                      989123, s-O, y-
      817238, Б-
a-
          928, Б-
                      19283, s-0, y-
                                           19283
           62, b-
                        109, s-0, y-
                                             109
a-
      129389, Б-
                                          129389
                       1235, s-1, y-
         1212, Б-
                      12567, s-1, y-
                                            1212
                        2396, s-1, y-
         9512, Б-
                                            9512
      2982943, Б-
                     192895, s-1, y-
                                         2982943
```

4X1 MUX (mux 4X1 testbench.v)

```
# time - 0, input - 0001, s0-0, s1-0, y-1
# time - 20, input - 0010, s0-0, s1-1, y-1
# time - 40, input - 0100, s0-1, s1-0, y-1
# time - 60, input - 1000, s0-1, s1-1, y-1
```

32 bit 4X1 MUX (mux_4X1_32bit_testbench.v)

```
i0-
         1234, i1-
                           967, i2-
                                          7890, i3-
                                                         98786, s-00, y-
                                                                               1234
i0-
         91238, i1-
                        293849, i2-
                                          1255, i3-
                                                         11111, s-01, y-
                                                                              293849
         2222, i1-
                                          4444, i3-
                                                                                4444
i0-
                          3333, i2-
                                                          9999, s-10, y-
i0-
         6666, i1-
                          7777, i2-
                                           888, i3-
                                                          9991, s-11, y-
                                                                                9991
```

16 bit Sign Extend (sign_extend_testbench.v)

Even though the Modelsim does not show the minus sign (-) before the first two inputs, as you can see from the binary representation, they are negative numbers, and with sign extension module they remain the same negative number.

16 bit Zero Extend (zero extend testbench.v)

First two numbers are negative.

24 bit Zero Extend (zero_extend_24bit_testbench.v)

First two numbers are negative.

End Zero Extend (end_zero_extend_testbench.v)

 $\{num, 16b'0\} = num_extended.$