

# PC -	1,	write_data-	x	[xxxxxxxx]	[xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx].
# PC -	2,	write_data-	12	[0000000d]	[00000000000000000000000000000000]1001.
# PC -	3,	write_data-	13	[00000000c]	[00000000000000000000000000000000]1011.
# PC -	4,	write_data-	14	[00000000e]	[00000000000000000000000000000000]1101.
# PC -	5,	write_data-	15	[00000000f]	[00000000000000000000000000000000]1111.
# PC -	6,	write_data-	16	[000000010]	[00000000000000000000000000000000]00001.
# PC -	7,	write_data-x	x	[xxxxxxxxx]	[xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx].
# PC -	8,	write_data-3192944621		[be5077ed]	[10111110010100000111011111011011].
# PC -	9,	write_data_	983040	[000f0000]	[00000000000001110000000000000000].
# PC -	10,	write_data_	2031616	[001f0000]	[00000000000111110000000000000000].
# PC -	11,	write_data_	59262	[0000e77e]	[00000000000000000110011101111101].
# PC -	12,	write_data_x	X	[0000xxxx]	[00000000000000000000xxxxxxxxxxxxxxx].
# PC -	13,	write_data_	43806	[000da1e]	[00000000000000000101010100011110].
# PC -	14,	write_data_x	X	[0000xxxx]	[0000000000000000xxxxxxxxxxxxxxx].
# PC -	15,	write_data_	30	[0000001e]	[00000000000000000000000000000111].
# PC -	16,	write_data_	17	[00000011]	[00000000000000000000000000000001].
# PC -	17,	write_data_	30	[0000001e]	[00000000000000000000000000000111].
# PC -	18,	write_data_	17	[00000011]	[00000000000000000000000000000001].

As you can see, 7th, 12th, and 14th instruction couldn't fetched. At the end of this document I will be showing that each of this instructions are working properly if I hardcode them into testbench. This test is done on file instruction\_testbench.v. Other than this stated issue, there is no other problem.

## Control Module (control\_testbench.v)

First, I have created the truth table as given below:

opcode	MemRead	MemToReq	MemWrite	ALUSrc	RegWrite	dataExt	pickByte	immExt
100000	1	1	0	1	1	1,1	x,x	1
100001	1	1	0	1	1	1,1	x,x	0
100010	1	1	0	1	1	1,0	x,x	1
100101	1	1	0	1	1	1,0	x,x	0
001111	0	0	0	x	1	0,0	x,x	x
100011	1	1	0	1	1	0,1	x,x	0
101000	0	0	1	1	0	x,x	0,0	1,0
101001	0	0	1	1	0	x,x	0,1	1,0
101011	0	0	1	1	0	x,x	1,0	1,0
143210								

Regarding to this, I have found the efficient logic equations to derive the circuit. Here is the test results showing the circuit is working correctly:

```
# opcode-20, MemRead-1, MemToReq-1, MemWrite-0, ReqWrite-1, dataExt-11, pickByte-00, immExt-1
# opcode-24, MemRead-1, MemToReq-1, MemWrite-0, ReqWrite-1, dataExt-11, pickByte-00, immExt-0
# opcode-21, MemRead-1, MemToReq-1, MemWrite-0, ReqWrite-1, dataExt-10, pickByte-01, immExt-1
# opcode-25, MemRead-1, MemToReq-1, MemWrite-0, ReqWrite-1, dataExt-10, pickByte-01, immExt-0
# opcode-0F, MemRead-0, MemToReq-0, MemWrite-0, ReqWrite-1, dataExt-00, pickByte-10, immExt-0
# opcode-23, MemRead-1, MemToReq-1, MemWrite-0, ReqWrite-1, dataExt-01, pickByte-10, immExt-0
# opcode-28, MemRead-0, MemToReq-0, MemWrite-1, ReqWrite-0, dataExt-11, pickByte-00, immExt-0
# opcode-29, MemRead-0, MemToReq-0, MemWrite-1, ReqWrite-0, dataExt-10, pickByte-01, immExt-0
# opcode-2b, MemRead-0, MemToReq-0, MemWrite-1, ReqWrite-0, dataExt-01, pickByte-10, immExt-0
```

Control module works as it supposed to do. In any case if we face an issue in testing the mips32 module, the reason might the uncorrectly created truth table for opcodes. We will be testing the signals in mips32 module.

## Instruction Memory Module (instruction\_memory\_testbench.v)

Here is *inst.txt*:

```
10000000001000110000000000000001
10010000100001100000000000001110
10010101001011110000000000100100
0011110111000000000000000111111
10100000011000010000000000000001
10100100001000000000000000000000
10101101001100010000000000000000
```

Here is the assembly:

```
load byte, 1, 3, 1
load byte unsigned, 4, 6, 14
load halfword, 9, 15, 36
load upper imm, 15, 0, 63
store byte, 3, 1, 1
store halfword, 1, 0, 0
store word, 9, 17, 0
```

Here is read instructions from inst.txt memory file:

```
# Inst [ 0] : 0x10000000010001100000000000000001
# Inst [ 1] : 0x10010000100001100000000000001110
# Inst [ 2] : 0x10010101001011110000000000100100
# Inst [ 3] : 0x0011110111000000000000000111111
# Inst [ 4] : 0x10100000011000010000000000000001
# Inst [ 5] : 0x10100100001000000000000000000000
# Inst [ 6] : 0x10101101001100010000000000000000
```

```
# Inst [ 0]  Opcode-100000 [20], Rs-00001 [01], Rt-00011 [03], Imm-0000000000000001 [0001]
# Inst [ 1]  Opcode-100100 [24], Rs-00100 [04], Rt-00110 [06], Imm-0000000000001110 [000e]
# Inst [ 2]  Opcode-100101 [25], Rs-01001 [09], Rt-01111 [0F], Imm-0000000000100100 [0024]
# Inst [ 3]  Opcode-001111 [0F], Rs-01110 [0e], Rt-00000 [00], Imm-0000000000111111 [003F]
# Inst [ 4]  Opcode-101000 [28], Rs-00011 [03], Rt-00001 [01], Imm-0000000000000001 [0001]
# Inst [ 5]  Opcode-101001 [29], Rs-00001 [01], Rt-00000 [00], Imm-0000000000000000 [0000]
# Inst [ 6]  Opcode-101011 [2b], Rs-01001 [09], Rt-10001 [11], Imm-0000000000000000 [0000]
```

There won't be any writings to instruction memory. And reading from instruction memory is working as expected.

## Register Memory Module (register\_testbench.v)

Here is *register.txt*, all 32 registers are zeroed:

[illegible]

Here is test bench:

```
read_reg1 = 5'b000000;
read_reg2 = 5'b000001;
write_reg = 5'b000000;
reg_write = 0;
write_data = 32'b00000000000000000000000000000000;
#`DELAY;
read_reg1 = 5'b00010;
read_reg2 = 5'b00011;
write_reg = 5'b00000;
reg_write = 0;
write_data = 32'b00000000000000000000000000000000;
#`DELAY;
read_reg1 = 5'b00111;
read_reg2 = 5'b00110;
write_reg = 5'b00100;
reg_write = 1;
write_data = 32'b11111111111111111111111111111111;
#`DELAY;
read_reg1 = 5'b00100;
read_reg2 = 5'b00001;
write_reg = 5'b00101;
reg_write = 1;
write_data = 32'b11111111111111111111111111111110;
#`DELAY;
read_reg1 = 5'b00101;
read_reg2 = 5'b00001;
write_reg = 5'b00111;
reg_write = 1;
write_data = 32'b11111111111111111111111111111110;
#`DELAY;
```

```
# read_req1-00000, read_req2-00001, write_req-00000, req_write-0, read_data1-00000000000000000000000000000000,
# read_req1-00010, read_req2-00011, write_req-00000, req_write-0, read_data1-00000000000000000000000000000000,
# read_req1-00111, read_req2-00110, write_req-00100, req_write-1, read_data1-00000000000000000000000000000000,
# read_req1-00100, read_req2-00001, write_req-00101, req_write-1, read_data1-11111111111111111111111111111111,
# read_req1-00101, read_req2-00001, write_req-00111, req_write-1, read_data1-11111111111111111111111111111111,
** Note: $Finish : /home/drh0use/altera/13.1/hw2_restored/workpace/test/register_testbench.v(48)
#
# Time: 220 ps Iteration: 0 Instance: /register_testbench
```

```
read_data2-00000000000000000000000000000000, write_data-00000000000000000000000000000000
read_data2-00000000000000000000000000000000, write_data-00000000000000000000000000000000
read_data2-00000000000000000000000000000000, write_data-11111111111111111111111111111111
read_data2-00000000000000000000000000000000, write_data-11111111111111111111111111111110
read_data2-00000000000000000000000000000000, write_data-11111111111111111111111111111110
```

Here is the test bench. (Left one is in above, right is in below.):



## Testing Each Instruction (mip32\_instruction\_testbench.v)

Instruction : load byte, 1, 3, 1

```
# opcode-100000 [0x20][32]
# $rs-00001 [0x01][ 1]
# $rt-00011 [0x03][ 3]
# imm-0000000000000001 [0x0001][ 1]
# write_data- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 11
# signal_pickByte - 00
# signal_ImmExt - 1
# extended_imm - 00000000000000000000000000000001 [0x00000001][ 11]
# alu_result - 00000000000000000000000000000001 [0x00000001][ 11]
# result- 00000000000000000000000000000000 [ 0][ 0]
```

Instruction : load byte unsigned, 4, 6, 14

```
# opcode-100100 [0x24][36]
# $rs-00100 [0x04][ 4]
# $rt-00110 [0x06][ 6]
# imm-0000000000000110 [0x000e][ 14]
# write_data- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 11
# signal_pickByte - 00
# signal_ImmExt - 0
# extended_imm - 000000000000000000000000000110 [0x0000000e][ 14]
# alu_result - 000000000000000000000000000110 [0x0000000e][ 14]
# result- 00000000000000000000000000000000 [ 0][ 0]
#
```

Instruction : load halfword, 9, 15, 12

```
# opcode-100101 [0x25][37]
# $rs-01001 [0x09][ 9]
# $rt-01111 [0x0F][15]
# imm-0000000000001100 [0x000c][ 12]
# write_data- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 0
# extended_imm - 000000000000000000000000001100 [0x0000000c][ 12]
# alu_result - 000000000000000000000000001100 [0x0000000c][ 12]
# result- 00000000000000000000000000000000 [ 0][ 0]
```

Instruction : load upper imm, 15, 0, 63

```
# opcode-001111 [0x0F][15]
# $rs-01110 [0x0e][14]
# $rt-00000 [0x00][ 0]
# imm-000000000011111 [0x003F][ 63]
# write_data- 00000000001111100000000000000000 [0x003F0000][ 4128768]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000001111100000000000000000 [0x003F0000][ 4128768]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 00
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 0000000000000000000000000000000011111 [0x0000003F][ 63]
# alu_result - 0000000000000000000000000000000011111 [0x0000003F][ 63]
# result- 00000000001111100000000000000000 [ 4128768][ 4128768]
#
# ----> 101000 [0x28][40]
```

Instruction: store word, 2, 0, 2 // Mem[2] = \$r0 (\$r0 = 4128768 from above.)

```
# opcode-101011 [0x2b][43]
# $rs-00010 [0x02][ 2]
# $rt-00000 [0x00][ 0]
# imm-000000000000000010 [0x0002][ 2]
# write_data- 0000000000000000000000000000000010 [0x00000002][ 2]
# read_data1- 0000000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000001111100000000000000000 [0x003F0000][ 4128768]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 01
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 0000000000000000000000000000000010 [0x00000002][ 2]
# alu_result - 0000000000000000000000000000000010 [0x00000002][ 2]
# result- 0000000000000000000000000000000010 [ 2][ 2]
#
```

Instruction: load word, 1, 2, 2 // \$r2 = Mem[2] (Mem[2] = 4128768)

```
# opcode-100011 [0x23][35]
# $rs-00001 [0x01][ 1]
# $rt-00010 [0x02][ 2]
# imm-000000000000000010 [0x0002][ 2]
# write_data- 00000000001111100000000000000000 [0x003F0000][ 4128768]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 01
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 0000000000000000000000000000000010 [0x00000002][ 2]
# alu_result - 0000000000000000000000000000000010 [0x00000002][ 2]
# result- 00000000001111100000000000000000 [ 4128768][ 4128768]
#
```



Instruction: store byte, 3, 1, 1

```
# opcode-101000 [0x28][40]
# $rs-00011 [0x03][ 3]
# $rt-00001 [0x01][ 1]
# imm-00000000000000001 [0x0001][ 1]
# write_data- 00000000000000000000000000000001 [0x00000001][ 1]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 11
# signal_pickByte - 00
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000001 [0x00000001][ 1]
# alu_result - 00000000000000000000000000000001 [0x00000001][ 1]
# result- 00000000000000000000000000000001 [ 1][ 1]
#
```

Instruction: store halfword, 1, 0, 0

```
# opcode-101001 [0x29][41]
# $rs-00001 [0x01][ 1]
# $rt-00000 [0x00][ 0]
# imm-00000000000000000 [0x0000][ 0]
# write_data- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000001111110000000000000000 [0x003F0000][ 4128768]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000000 [0x00000000][ 0]
# alu_result - 00000000000000000000000000000000 [0x00000000][ 0]
# result- 00000000000000000000000000000000 [ 0][ 0]
#
```

All ALU results, parsers, signals, writing and readings are working as expected.

## Mips32 Module (instruction\_testbench.v)

There will be 2 test samples for each instruction.

```
$r2 = 0xbeefdead
```

$$r_3 = 10$$

```
$r4 = 0xbababab
```

```
$r6 = 0xba5eba11
```

```
$r7 = 0xbedabb1e
```

$$r_{20} = 20$$

M[17] = 0xbe5077ed

M[18] = 0xca55e77e

M[19] = 0xdeadbea7

M[21] = 0xf01dab1e

M[22] = 0xf005ba11

Memory Before:

Register Before:

[illegible][illegible]

## Store Word

Sw, 3, 4, 1 ( $M[\$r3 + 1] = \$r4$ )

sw, 3, 2, 2 ( $M[\$r3 + 2] = \$r2$ )

```
# opcode-101011 [0x2b][43]
# $rs-00011 [0x03][ 3]
# $rt-00100 [0x04][ 4]
# imm-0000000000000001 [0x0001][ 1]
# write_data- 00000000000000000000000000000001011 [0x0000000b][ 11]
# read_data1- 00000000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 10111010101110101101111011011110 [0xbabadede][3132808926]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 01
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000001 [0x00000001][ 11]
# alu_result - 00000000000000000000000000000001011 [0x0000000b][ 11]
# result- 00000000000000000000000000000001011 [ 11][ 11]
#
# opcode-101011 [0x2b][43]
# $rs-00011 [0x03][ 3]
# $rt-00010 [0x02][ 2]
# imm-00000000000000010 [0x0002][ 2]
# write_data- 00000000000000000000000000000001100 [0x0000000c][ 12]
# read_data1- 00000000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 1011110111011111101111010101101 [0xbefdead1][3203391149]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 01
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000010 [0x00000002][ 21]
# alu_result - 00000000000000000000000000000001100 [0x0000000c][ 12]
# result- 00000000000000000000000000000001100 [ 12][ 12]
#
```

## Store Half Word

Sh, 3, 6, 3 (M[\$r3 + 3] = \$r6[0:15])

sh, 3, 7, 4 (M[\$r3 + 4] = \$r7[0:15])

```
# opcode-101001 [0x29][41]
# $rs-00011 [0x03][ 3]
# $rt-00110 [0x06][ 6]
# imm-0000000000000001 [0x0003][ 3]
# write_data- 00000000000000000000000000000001101 [0x0000000d][ 13]
# read_data1- 00000000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 10111010010111101011101000010001 [0xba5eba11][3126770193]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 0
# extended_imm - 000000000000000000000000000000011 [0x00000003][ 3]
# alu_result - 00000000000000000000000000000001101 [0x0000000d][ 13]
# result- 00000000000000000000000000000001101 [ 13][ 13]
#
# opcode-101001 [0x29][41]
# $rs-00011 [0x03][ 3]
# $rt-00111 [0x07][ 7]
# imm-00000000000000100 [0x0004][ 4]
# write_data- 00000000000000000000000000000001110 [0x0000000e][ 14]
# read_data1- 00000000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 10111101101101010101101100011110 [0xbedabb1e][3202005790]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 0
# extended_imm - 000000000000000000000000000000100 [0x00000004][ 4]
# alu_result - 00000000000000000000000000000001110 [0x0000000e][ 14]
# result- 00000000000000000000000000000001110 [ 14][ 14]
```

## Store Byte

Sb, 3, 6, 5 (M[\$r3 + 5] = \$r6[0:7])

sb, 3, 7, 6 (M[\$r3 + 6] = \$r7[0:7])

```
# opcode-101000 [0x28][40]
# $rs-00011 [0x03][ 3]
# $rt-00110 [0x06][ 6]
# imm-00000000000000101 [0x0005][ 5]
# write_data- 00000000000000000000000000000001111 [0x0000000f][ 15]
# read_data1- 00000000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 10111010010111101011101000010001 [0xba5eba11][3126770193]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 11
# signal_pickByte - 00
# signal_ImmExt - 0
# extended_imm - 000000000000000000000000000000101 [0x00000005][ 5]
# alu_result - 00000000000000000000000000000001111 [0x0000000f][ 15]
# result- 00000000000000000000000000000001111 [ 15][ 15]
#
# opcode-101000 [0x28][40]
# $rs-00011 [0x03][ 3]
# $rt-00111 [0x07][ 7]
# imm-00000000000000110 [0x0006][ 6]
# write_data- 000000000000000000000000000000010000 [0x00000010][ 16]
# read_data1- 00000000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 10111101101101010101101100011110 [0xbedabb1e][3202005790]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 1
# signal_ReqWrite- 0
# signal_dataExt - 11
# signal_pickByte - 00
# signal_ImmExt - 0
# extended_imm - 000000000000000000000000000000110 [0x00000006][ 6]
# alu_result - 000000000000000000000000000000010000 [0x00000010][ 16]
# result- 000000000000000000000000000000010000 [ 16][ 16]
```

## Load Word

Lw, 3, 8, 7 (\$r8 = M[\$r3 + 7])

lw, 3, 9, 8 (\$r9 = M[\$r3 + 8])

```
# opcode-100011 [0x23][35]
# $rs-00011 [0x03][ 3]
# $rt-01000 [0x08][ 8]
# imm-0000000000000111 [0x0007][ 7]
# write_data- 101111001010000011101111101101 [0xbe5077ed][3192944621]
# read_data1- 00000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 01
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000111 [0x00000007][ 7]
# alu_result - 000000000000000000000000000010001 [0x00000011][ 17]
# result- 101111001010000011101111101101 [3192944621][3192944621]
#
# opcode-100011 [0x23][35]
# $rs-00011 [0x03][ 3]
# $rt-01000 [0x08][ 8]
# imm-0000000000000111 [0x0007][ 7]
# write_data- 101111001010000011101111101101 [0xbe5077ed][3192944621]
# read_data1- 00000000000000000000000000001010 [0x0000000a][ 10]
# read_data2- xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [0xxxxxxxxx][ x]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 01
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000111 [0x00000007][ 7]
# alu_result - 000000000000000000000000000010001 [0x00000011][ 17]
# result- 101111001010000011101111101101 [3192944621][3192944621]
#
# ---
```

## Load Upper Imm

Lui, 0, 2, 15 (\$r2 = 0xF0000)

Lui, 0, 1, 31 (\$r1 = 0x1F0000)

```
# opcode-001111 [0x0F][15]
# $rs-00000 [0x00][ 0]
# $rt-00010 [0x02][ 2]
# imm-0000000000000111 [0x000F][ 15]
# write_data- 00000000000001111000000000000000 [0x000F0000][ 983040]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000001111000000000000000 [0x000F0000][ 983040]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 00
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000111 [0x0000000F][ 15]
# alu_result - 00000000000000000000000000000111 [0x0000000F][ 15]
# result- 00000000000001110000000000000000 [ 983040][ 983040]
#
# opcode-001111 [0x0F][15]
# $rs-00000 [0x00][ 0]
# $rt-00001 [0x01][ 1]
# imm-0000000000000111 [0x001F][ 31]
# write_data- 00000000000001111000000000000000 [0x001F0000][ 2031616]
# read_data1- 00000000000000000000000000000000 [0x00000000][ 0]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 0
# signal_MemToReq - 0
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 00
# signal_pickByte - 10
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000111 [0x0000001F][ 31]
# alu_result - 00000000000000000000000000000111 [0x0000001F][ 31]
# result- 00000000000001111000000000000000 [ 2031616][ 2031616]
#
```

## Load Halfword Unsigned

Lhu, 20, 10, -1 (\$r10 = M[\$r20 - 1])

Lhu, 20, 11, 1 (\$r11 = M[\$r20 + 1])

```
# opcode-100101 [0x25][37]
# $rs-10100 [0x14][20]
# $rt-01010 [0x0a][10]
# imm-1111111111111111 [0xFFFF][65535]
# write_data- 00000000000000000101111010100111 [0x0000bea7][ 48807]
# read_data1- 0000000000000000000000000000010100 [0x00000014][ 20]
# read_data2- 00000000000000000111001110111110 [0x0000e77e][ 59262]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 0
# extended_imm - 11111111111111111111111111111111 [0xFFFFFFFF][4294967295]
# alu_result - 0000000000000000000000000000010011 [0x00000013][ 19]
# result- 00000000000000000101111010100111 [ 48807][ 48807]
#
# opcode-100101 [0x25][37]
# $rs-10100 [0x14][20]
# $rt-01011 [0x0b][11]
# imm-0000000000000000 [0x0001][ 1]
# write_data- 0000000000000000010101100011110 [0x0000abe1][ 43806]
# read_data1- 0000000000000000000000000000010100 [0x00000014][ 20]
# read_data2- 00000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 0
# extended_imm - 00000000000000000000000000000001 [0x00000001][ 1]
# alu_result - 0000000000000000000000000000010101 [0x00000015][ 21]
# result- 0000000000000000010101100011110 [ 43806][ 43806]
#
```

## Load Byte Unsigned

Lbu 20, 12, -1 (\$r12 = M[\$r20 - 1])

lbu 20, 13, 1 (\$r13 = M[\$r20 + 1])

```
# opcode-100001 [0x21][33]
# $rs-10100 [0x14][20]
# $rt-01100 [0x0c][12]
# imm-1111111111111111 [0xFFFF][65535]
# write_data- 00000000000000000000000000000000 [0x0000xxxx][ X]
# read_data1- 0000000000000000000000000000010100 [0x00000014][ 20]
# read_data2- 0000000000000000010101100011110 [0x0000abe1][ 43806]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 1
# extended_imm - 0000000000000000000000000111111111111111 [0x0000FFFF][ 65535]
# alu_result - 0000000000000000000000000000010011 [0x00010013][ 65551]
# result- 00000000000000000000000000000000 [ X][ X]
#
# opcode-100001 [0x21][33]
# $rs-10100 [0x14][20]
# $rt-01100 [0x0c][12]
# imm-0000000000000000 [0x0001][ 1]
# write_data- 0000000000000000010101100011110 [0x0000abe1][ 43806]
# read_data1- 0000000000000000000000000000010100 [0x00000014][ 20]
# read_data2- 00000000000000000000000000000000 [0x0000xxxx][ X]
# signal_MemRead- 1
# signal_MemToReq - 1
# signal_MemWrite - 0
# signal_ReqWrite- 1
# signal_dataExt - 10
# signal_pickByte - 01
# signal_ImmExt - 1
# extended_imm - 00000000000000000000000000000001 [0x00000001][ 1]
# alu_result - 0000000000000000000000000000010101 [0x00000015][ 21]
# result- 0000000000000000010101100011110 [ 43806][ 43806]
#
```

## Load Halfword

Lh, 20, 14, 2 (\$r14 = M[\$20 + 2])

Lh, 20, 15, 1 (\$r15 = M[\$r20 + 1])

```
# opcode=100100 [0x24][36]
# $rs=10100 [0x14][20]
# $rt=01110 [0x0e][14]
# imm=00000000000000010 [0x0002][ 2]
# write_data= 000000000000000000000000010001 [0x00000011][ 17]
# read_data1= 000000000000000000000000000010100 [0x00000014][ 20]
# read_data2= 000000000000000000000000000011110 [0x0000001e][ 30]
# signal_MemRead= 1
# signal_MemToReq = 1
# signal_MemWrite = 0
# signal_ReqWrite= 1
# signal_dataExt = 11
# signal_pickByte = 00
# signal_ImmExt = 0
# extended_imm = 0000000000000000000000000000010 [0x00000002][ 21]
# alu_result = 000000000000000000000000000010110 [0x00000016][ 22]
# result= 000000000000000000000000010001 [ 17][ 17]
#
# opcode=100100 [0x24][36]
# $rs=10100 [0x14][20]
# $rt=01111 [0x0f][15]
# imm=0000000000000001 [0x0001][ 1]
# write_data= 000000000000000000000000000011110 [0x0000001e][ 30]
# read_data1= 000000000000000000000000000010100 [0x00000014][ 20]
# read_data2= 000000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead= 1
# signal_MemToReq = 1
# signal_MemWrite = 0
# signal_ReqWrite= 1
# signal_dataExt = 11
# signal_pickByte = 00
# signal_ImmExt = 0
# extended_imm = 0000000000000000000000000000001 [0x00000001][ 11]
# alu_result = 000000000000000000000000000010101 [0x00000015][ 21]
# result= 000000000000000000000000000011110 [ 30][ 30]
#
```

## Load Byte

Lb, 20, 16, 2 (\$r16 = M[\$20 + 2])

Lb, 20, 17, 1 (\$r17 = M[\$r20 + 1])

```
# opcode=100000 [0x20][32]
# $rs=10100 [0x14][20]
# $rt=10000 [0x10][16]
# imm=00000000000000010 [0x0002][ 2]
# write_data= 000000000000000000000000010001 [0x00000011][ 17]
# read_data1= 000000000000000000000000000010100 [0x00000014][ 20]
# read_data2= 000000000000000000000000000011110 [0x0000001e][ 30]
# signal_MemRead= 1
# signal_MemToReq = 1
# signal_MemWrite = 0
# signal_ReqWrite= 1
# signal_dataExt = 11
# signal_pickByte = 00
# signal_ImmExt = 1
# extended_imm = 0000000000000000000000000000010 [0x00000002][ 21]
# alu_result = 000000000000000000000000000010110 [0x00000016][ 22]
# result= 000000000000000000000000010001 [ 17][ 17]
#
# opcode=100000 [0x20][32]
# $rs=10100 [0x14][20]
# $rt=10001 [0x11][17]
# imm=0000000000000001 [0x0001][ 1]
# write_data= 000000000000000000000000000011110 [0x0000001e][ 30]
# read_data1= 000000000000000000000000000010100 [0x00000014][ 20]
# read_data2= 000000000000000000000000000000000 [0x00000000][ 0]
# signal_MemRead= 1
# signal_MemToReq = 1
# signal_MemWrite = 0
# signal_ReqWrite= 1
# signal_dataExt = 11
# signal_pickByte = 00
# signal_ImmExt = 1
# extended_imm = 0000000000000000000000000000001 [0x00000001][ 11]
# alu_result = 000000000000000000000000000010101 [0x00000015][ 21]
# result= 000000000000000000000000000011110 [ 30][ 30]
#
```



Memory After:

[illegible]

Register After:

[illegible]

Those instructions executed in order. Regarding to given order, you can compare the memories and check that they are working properly.



## Small Modules

### 2X1 MUX (mux\_2X1\_testbench.v)

S0: B, S1:A

```
# a-0, b-0, s-0, y-0
# a-0, b-1, s-0, y-1
# a-1, b-0, s-0, y-0
# a-1, b-1, s-0, y-1
# a-0, b-0, s-1, y-0
# a-0, b-1, s-1, y-0
# a-1, b-0, s-1, y-1
# a-1, b-1, s-1, y-1
```

### 32 bit 2X1 MUX (mux\_2X1\_32bit\_testbench.v)

S0: B, S1: A. As it can be seen from the picture, the select bit picks the correct 32 bit number:

```
# a-      123, b-      10, s-0, y-      10
# a-    817238, b-    989123, s-0, y-    989123
# a-      928, b-    19283, s-0, y-    19283
# a-       62, b-     109, s-0, y-     109
# a-   129389, b-    1235, s-1, y-   129389
# a-     1212, b-   12567, s-1, y-     1212
# a-     9512, b-    2396, s-1, y-     9512
# a-  2982943, b-  192895, s-1, y-  2982943
```

### 4X1 MUX (mux\_4X1\_testbench.v)

```
# time - 0, input - 0001, s0-0, s1-0, y-1
# time - 20, input - 0010, s0-0, s1-1, y-1
# time - 40, input - 0100, s0-1, s1-0, y-1
# time - 60, input - 1000, s0-1, s1-1, y-1
```

### 32 bit 4X1 MUX (mux\_4X1\_32bit\_testbench.v)

```
# i0-      1234, i1-      567, i2-      7890, i3-      98786, s-00, y-      1234
# i0-    91238, i1-    293849, i2-    1255, i3-    11111, s-01, y-    293849
# i0-    2222, i1-    3333, i2-    4444, i3-    5555, s-10, y-    4444
# i0-    6666, i1-    7777, i2-    888, i3-    9991, s-11, y-    9991
```

### 16 bit Sign Extend (sign\_extend\_testbench.v)

Even though the Modelsim does not show the minus sign (-) before the first two inputs, as you can see from the binary representation, they are negative numbers, and with sign extension module they remain the same negative number.

```
# num- 1234, num_extended- 1234, num-1111101100101110, num_extended-111111111111111101100101110
# num- 1111, num_extended- 1111, num-111110110101001, num_extended-11111111111111110110101001
# num- 1, num_extended- 1, num-0000000000000001, num_extended-00000000000000000000000000000001
# num- 82, num_extended- 82, num-0000000001010010, num_extended-00000000000000000000000001010010
```

## 16 bit Zero Extend (zero\_extend\_testbench.v)

First two numbers are negative.

```
# num- 1234, num_extended- 64302, num-111101100101110, num_extended-0000000000000000111101100101110
# num- 1111, num_extended- 64425, num-111101110101001, num_extended-0000000000000000111101110101001
# num- 1, num_extended- 1, num-0000000000000001, num_extended-00000000000000000000000000000001
# num- 82, num_extended- 82, num-0000000001010010, num_extended-00000000000000000000000001010010
```

## 24 bit Zero Extend (zero\_extend\_24bit\_testbench.v)

First two numbers are negative.

```
# num- 12, num_extended- 244, num-11110100, num_extended-00000000000000000000000011110100
# num- 7, num_extended- 249, num-11111001, num_extended-00000000000000000000000011111001
# num- 99, num_extended- 99, num-01100011, num_extended-00000000000000000000000001100011
# num- 82, num_extended- 82, num-01010010, num_extended-00000000000000000000000001010010
```

## End Zero Extend (end\_zero\_extend\_testbench.v)

{num, 16b'0} = num\_extended.

```
# num- 12, num_extended- 786432, num-111111111110100, num_extended-11111111111010000000000000000000
# num- 7, num_extended- 458752, num-111111111111001, num_extended-11111111111100100000000000000000
# num- 1123, num_extended- 73596928, num-0000010001100011, num_extended-00000100011000110000000000000000
# num- 82, num_extended- 5373952, num-0000000001010010, num_extended-00000000010100100000000000000000
```