2-bit adder Datasheet

Clock frequency = 2GHz

Clock period = 500ps

Area = 176.92992 um2

Length = 13.652 um Width = 12.96 um

Core Utilization = 95%

A1	Α0	B1	B0	Sum1	Sum0	Cout
0	0	0	0	0	0	0
0	0	0	1	0	1	0
0	0	1	0	1	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	1	0	0
0	1	1	0	1	1	0
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	1	0
1	0	1	0	0	0	1
1	0	1	1	0	1	1
1	1	0	0	1	1	0
1	1	0	1	0	0	1
1	1	1	0	0	1	1
1	1	1	1	1	0	1

Truth Table for 2 bit adder

Top 3 Best case slack timing: 132.4ps, 93.7ps, 93.7ps **Top 3 Worst case slack timing:** 24.6ps, 33.4ps, 34.6ps

Power

Power Units = 1mW

Time Units = 1e-12 secs

Total Power

 Total Internal Power:
 0.02670523
 68.6455%

 Total Switching Power:
 0.01218265
 31.3153%

 Total Leakage Power:
 0.00001525
 0.0392%

Total Power: 0.03890312

EEE525 VLSI Design

Athi Narayanan Parameswaran

Group		Inte Pov	ernal ver	Switching Power	g Leaka Powe	0	Total Pe Power (_	
Sequential Macro IO Combinational Clock (Combi	national)	0	09628 0 0 1708 0 0	0.000795 0 0 0.01139 0	58 3.6446 0 0 1.16e-05 0	0	0.01043 02848	26.8 73.2	
Total		0.0	2671	0.01218	1.525e-0	5 0	0.0389	100	
Rail	Voltage Power	Internal Power	Switcl Power	O	akage wer (%)	Total	Per	rcentage	
vdd	0.7	0.02671	0.012	18 1.5	525e-05	0.038	39 10	0	

Power Distribution Summary:

Highest Average Power: g191 (INVx13_ASAP7_75t_R): 0.005504 Highest Leakage Power: FE_OFC4_n_14 (BUFx12f_ASAP7_75t_R): 7.991e-07

