Efficient CPU↔**GPU data transfers**

CUDA 6.0 Unified Virtual Memory

Juraj Kardoš

(University of Lugano)

July 9, 2014


Facoltà

di scienze

informatiche

Motivation

■ Impact of data transfers on overall application performance



■ When transferring input/output arrays

■ When transferring input/output arrays

Efficient GPU data transfers

■ When transferring input/output arrays

Where else?

■ Loading **kernel binary code** (implicitly, by driver)

■ When transferring input/output arrays

- Loading **kernel binary code** (implicitly, by driver)
- Loading **kernel arguments** (transferred into GPU constant memory upon kernel launch, implicitly, by driver)

■ When transferring input/output arrays

- Loading **kernel binary code** (implicitly, by driver)
- Loading **kernel arguments** (transferred into GPU constant memory upon kernel launch, implicitly, by driver)
- Passing return scalar value, e.g. reduction result (remember __global__ functions are always void)


■ When transferring input/output arrays

- Loading **kernel binary code** (implicitly, by driver)
- Loading **kernel arguments** (transferred into GPU constant memory upon kernel launch, implicitly, by driver)
- Passing return scalar value, e.g. reduction result (remember __global__ functions are always void)
- Initializing __device__ variables



PCI Express overview

- Computer expansion bus
- Point-to-point connection
- Lane sharing
- Single bus (x1)
 - 500 MB/s per lane (PCI-e v2)
- Multiple lanes (x2, x4, x8, x16, x32)
 - 8 GB/s for a 16 lane bus



della

Svizzera


italiana

Generations of PCI-Express


PCI Express	Per Lane	x16
version	Bandwidth	Bandwidth
1.0 (2003)	250 MB/s	4 GB/s
2.0 (2007)	500 MB/s	8 GB/s
3.0 (2010)	984 MB/s	15 GB/s
4.0 (2014-15)	1969 MB/s	31 GB/s



PCI-E Bandwidth Test



Remember PCI-E Lanes?







Types of data transfers in CUDA


- Pageable or pinned
- Explicit or implicit (automatic, UVM)
- Synchronous or asynchronous
- Peer to peer (between GPUs of the same host)
- GPUDirect (between GPU and network interface)


Types of data transfers in CUDA


- Pageable or pinned
- Explicit or implicit (automatic, UVM)
- Synchronous or asynchronous
- Peer to peer (between GPUs of the same host)
- GPUDirect (between GPU and network interface)











Listing 1: Pageable

Pageable and pinned memory transfer

```
//allocate memory
                                              //allocate memory
w0 = (real*)malloc( szarrayb);
                                              cudaMallocHost(&w0, szarrayb);
cudaMalloc(&w0 dev, szarrayb);
                                              cudaMalloc(&w0_dev, szarrayb);
//memcopy
                                              //memcopy
cudaMemcpy(w0 dev, w0, szarrayb, ←
                                              cudaMemcpy(w0 dev, w0, szarrayb, ←
    cudaMemcpvHostToDevice);
                                                   cudaMemcpvHostToDevice);
//kernel compute
                                              //kernel compute
wave13pt d <<<...>>> ( .... w0 dev. ...):
                                              wave13pt_d<<<...>>>( ..., w0_dev. ...):
//memcopv
                                              //memcopv
cudaMemcpy(w0, w0_dev, szarrayb, ←
                                              cudaMemcpy(w0, w0_dev, szarrayb, ←
    cudaMemcpvDeviceToHost):
                                                   cudaMemcpvDeviceToHost):
```

Listing 2: Pinned

Pageable and pinned memory transfer - Summary


- Pageable memory user memory space, requires extra mem-copy
- Pinned memory kernel memory space
- Pinned memory performs better (higher bandwidth)
- Do not over-allocate pinned memory reduces amount of physical memory available for OS

Types of data transfers in CUDA

- Pageable or pinned
- **■** Explicit or implicit (UVM)
- Synchronous or asynchronous
- Peer to peer (between GPUs of the same host)
- GPUDirect (between GPU and network interface)

Unified Memory

- Developer view on memory model
- Still two distinct physical memories on HW level




Unified Memory - Usage

```
//allocate memory
                                              //allocate memory
w0 = (real*)malloc( szarrayb);
                                              cudaMallocManaged(&w0, szarrayb);
cudaMalloc(&w0 dev, szarrayb);
//memcopy
cudaMemcpy(w0 dev, w0, szarrayb, ←
    cudaMemcpyHostToDevice);
//kernel compute
                                              //kernel compute
wave13pt d < < ... > > ( .... w0 dev . ...):
                                              wave13pt_d<<<...>>>( ..., w0. ...):
//memcopy
cudaMemcpy(w0, w0_dev, szarrayb, ←
    cudaMemcpyDeviceToHost);
//host function
                                              //host function
f(w0):
                                              f(w0):
```


Listing 3: Explicit memory


Listing 4: UVM

Unified Memory - Use Case




Unified Memory - Use Case







Unified Memory - Use Case

■ How does UVM perform when compared to explicit memory movements?










Implicit memory transfers: UVM

■ How does UVM perform in case of multi-threading?

Facoltà





UVM - Summary

■ Simplifies programming model, but...

della

Svizzera

italiana


UVM - Summary

- Simplifies programming model, but...
- Performance issue D -> H
- CS in multi-threaded application


Types of data transfers in CUDA

- Pageable or pinned
- Explicit or implicit (automatic, UVM)
- Synchronous or asynchronous
- Peer to peer (between GPUs of the same host)
- GPUDirect (between GPU and network interface)

Peer to peer data transfers overview




Peer to peer data transfers - Unified Virtual Addressing



Peer to peer data transfers - Unified Virtual Addressing

■ UVA maps memories into single address space



P2P Memory Transfer - Usage

```
//allocate memory on gpu0 and gpu1
cudaSetDevice(gpuid 0);
cudaMalloc(&gpu0_buf, buf_size);
cudaSetDevice(gpuid_1);
cudaMalloc(&gpu1 buf, buf size);
//enable P2P
cudaSetDevice(gpuid 0);
cudaDeviceEnablePeerAccess(gpuid_1, 0);
cudaSetDevice(gpuid 1);
cudaDeviceEnablePeerAccess(gpuid 0, 0);
//P2P copv
cudaMemcpy(gpu0_buf, gpu1_buf, buf_size, cudaMemcpyDefault)
```

Listing 5: P2P

Peer to peer data transfers - Summary


- P2P and UVA can be used to both **simplify** and **accelerate** CUDA programs
- One address space for all CPU and GPU memory
 - Determine physical memory location from pointer value
 - Simplified library interface cudaMemcopy()
- Faster memory copies between GPUs with less host overhead

Types of data transfers in CUDA

- Pageable or pinned
- Explicit or implicit (automatic, UVM)
- Synchronous or asynchronous
- Peer to peer (between GPUs of the same host)
- GPUDirect (between GPU and network interface)

GPU direct overview

■ Eliminate CPU bandwidth and latency bottlenecks using remote direct memory access transfers between GPUs and other PCIe devices



General recommendations

- PCI-E is efficient only starting from reasonably large data buffer
- UVM simplifies programming model but may result in worse performance
- It's always a good idea to know when underlying runtime routes data though intermediate buffer (additional copying) and avoid that (pinned memory, GPUDirect)
- It's always a good idea to compute something, while data is being transferred (asynchronous)

Control questions

- I How many PCI-E lanes 1 GPU can consume? Suppose you have 40 PCI-E lanes and 4 GPUs. How many lanes there will be available per GPU, if they all are transferring data simultaneously?
- 2 Given that UVM is slower than explicit copying, what it could still be good for?
- What is better to use for multi-gpu application: P2P memory transfers, GPUDirect or CUDA-aware MPI?

Control questions: answers

- \blacksquare 1 GPU usually can use up to 16× lanes. With 4 GPUs in a single system, there will be 8× lanes link per GPU in average, i.e. 2 times less than with single GPU in system. Note this when building your GPU servers.
- **2** UVM simplifies GPU porting, allowing you omit explicit memory copies during intensive GPU kernels code development.
- CUDA-aware MPI uses P2P and GPUDirect as underlying engines. Thus. CUDA-aware MPI might better suite MPI applications, while single-node programs could be written in simpler way with CUDA P2P.