Current GPU model 44f0c8f
N20K-SYS-0.1 — host, ordered execution, shared SDRAM and independent scanout

Host CPU / driver — outside simulated GPU execution time

Transform and homogeneous clipping
Projection / Q4 triangle setup / lighting
Stable bins for 300 logical 32×32 tiles

prepared commands and pixels

compile_pass() / CPU packet encoder
Images + 320-byte prepared records
Tile table + ordered address lists
Typical stream: WRITE_HEAP, SUBMIT_PASS,
then separate FENCE and PRESENT commands

serialized request bytes

Current device model — one common 100.8 MHz core / SDR clock (configured assumption)

Clocked host interface — no direct C++ pass injection

Shared 8-bit parallel bus
25.2 MHz derived transfer cadence
≤1 byte / 4 core edges, one direction
Setup 1 / hold 1 core cycle
Register select + valid/read/ready

accepted write byte

RX FIFO: 256 bytes
1 × SDPB 1024×16
Low byte per native word

registered read / capture

Byte parser / protocol checks
16-byte NGPU header, version 0.1
Length ≤1024, opcode and sequence
Partial packets never execute

write staged payload
publish only complete packet

3 × 1024-byte packet banks
3 × SDPB 1024×16
2 published command slots
INCLUDING the active front lease
+ 1 decoder-owned staging bank

front-bank lease

Synchronous payload read port
Executor holds front-bank ownership
until that command retires

fresh packet boundary
read selector
out-of-band controls
snapshot / capability byte
reply-byte read
latched request fields

Reply construction / serializer
1 × SDPB 1024×16
1 byte write / core edge
Separate synchronous read / capture
Reply: sequence + epoch + token

registered reply byte

TX reply FIFO: 1024 bytes
1 × SDPB 1024×16
Registered RAM + byte prefetch
Host pauses propagate backpressure

Sideband reads bypass command queue
Regs 1–63: coherent status snapshot
Regs 64–127: immutable capabilities
Status remains readable during faults

Out-of-band abort / reset
Abort: quiesce, drain issued memory,
flush queues, new epoch
Reset: restart initialization

cancel / drain / recover
established status / GET_CAPS / GET_STATUS reply

Ordered executor — exactly one command operation active; branches are alternatives

SystemModel executor FSM
Capture payload through packet RAM
Validate ranges / attachment ownership
Select one operation; retain its lease

opcode 5
opcode 7
opcode 6
opcode 8
opcode 3
opcode 4
address + length + data
completion
completion after swap
reply published to TX
next complete command

COPY_RECT / heap-image copy
Outside a render pass
Full clipped row, ≤640 RGB565 pixels
Reuse texture-cache bank as scratch
Row direction preserves overlap

WRITE_HEAP
Bounded writer, 16 × 32-bit staging
Source ≤1 byte / core edge
Uploads cannot write attachments

SUBMIT_PASS
Fetch descriptor, table, refs and records
One resident 32×32 tile
Load / draw / drain / store all 300 tiles
3 tile banks + shared texture bank

PRESENT
Seal initialized writable target
Wait for eligible vertical blank
Swap front; then publish completion

destination writes acknowledged
write acknowledgements

FENCE
Execute after earlier stores complete
Publish host token / sequence / epoch

texture owner

READ_MEMORY
Ordered read, length 1–512 bytes
Uses timed shared reader
No dirty-tile inspection shortcut

final tile stores acknowledged
copy owner; invalidate tags

timed upload
timed color copy
fetch prepared work
attachment transfers
cache miss only

Command retirement
Release front packet bank
Advance ordered command stream

Resource alias, not another RAM
1 × SDPB 1024×16
Texture cache OR copy-row scratch
Mutually exclusive owners

timed read

Shared memory subsystem — six bounded client ports, one physical SDR data bus

Scanout client
Current front-buffer reads

Host client
Heap upload writes

Command client
Descriptor / table / reference / record
Diagnostic READ_MEMORY

Copy client
Source reads / masked destination writes

Tile client
Attachment boot writes
Color / depth loads and stores

Texture client
External cache refill reads

Initialization and mandatory refresh
≥100 µs wait → PRECHARGE →
2 refreshes → MODE / timing waits
Refresh deadline ≤15.625 µs
≤1575 cycles at 100.8 MHz
Worst-case request / precharge guard

Per-client ownership / backpressure
1 request or unconsumed response slot
1–16 × 32-bit words, ≤64 bytes
Address + tag + byte-write masks
Held response keeps its slot occupied

reserve service before deadline
queued request / response

Request arbitration
Scanout priority quota ≤4 requests
when other clients are waiting
Other five clients round-robin
One active request runs to completion

grant / registered completion

Clocked SDRAM controller / native pins
Open rows / bank selection / ACTIVATE
PRECHARGE / CAS / write recovery
Read↔write turnaround / DQM masks
Sequential native BL8 (32-byte bursts)
Short / unaligned requests still pay BL8

command / address / x32 DQ beats

Embedded SDR SDRAM: 8 MiB, x32
4 banks ×2048 rows ×256 columns
403.2 MB/s raw peak at 100.8 MHz
Word mapping: row11 | bank2 | col8
2 × RGB565 color + shared D24/U32
Heap: textures / records / descriptors / bins

request / response

swap only at vblank
established vertical-blank pulse

Independent scanout — continues while the ordered executor renders or waits

Free-running display timing
H: 640 +16 front +96 sync +48 back
V: 480 +10 front +2 sync +33 back
Startup stays black until valid memory

pixel enable / H / V

Front / back ownership
Front is read-only to draws / copies
Old front becomes back after swap

current physical color ID

Front-buffer prefetch
1 outstanding tagged SDRAM read
16 × 32-bit response staging
Stale responses discarded at swap

one RGB565 word / core edge

RGB565 display FIFO: 2048 pixels
2 × SDPB 1024×16
Synchronous read → later capture
Smaller limits are stress settings

old registered output

Pixel consumer: core / 4 =25.2 MHz
640×480 active, 800×525 total
60 Hz, negative H/V sync
Underflow: black rest of frame
Resynchronize at vertical blank

captured completed scanout frame

Host-only observer
SDL / S-key screenshot show actual FIFO output
Raw dumps inspect completed framebuffer
Observer images are not GPU memory

Limits that matter
Serial rendering / single active command; no 1-pixel-per-cycle textured pipeline
CPU wide validation checks are simulation assertions, not timed GPU units
12 native BSRAM =3 tile +1 texture/copy +2 scanout +5 host +1 reply
Additional bounded staging / LUT / FF fit and achieved clock remain unproven
Solid teal: data / request-response. Dashed blue: control. Dotted purple: shared resource.
HDMI/TMDS signaling excluded.

Current renderer — 44f0c8f

Dependency / control-flow view: textured fragments are serialized

Current GPU model 44f0c8f
N20K-SYS-0.1 — exact tile lifecycle, SDRAM traffic, copy reuse and scanout

Current traffic / storage limits
Every pass stores all 300 tiles: 1843200 useful color+depth bytes
LOAD of both attachments adds another 1843200 bytes; CLEAR avoids those reads
Boot explicitly writes both color buffers + shared depth: 2457600 bytes
12 native BSRAM =3 tile +1 cache/copy +2 scanout +5 host +1 reply
Additional >2 KiB bounded staging, LUT/FF use and physical timing remain unproven
One active ordered executor operation; only scanout and host parsing progress independently
CPU prepared-record consistency checks are simulation assertions, not timed GPU validation units
Solid teal: data / request-response. Dashed blue: control. Dotted purple: reused memory.