



IL2234


Digital Systems Design and Verification using
Hardware Description Languages

Project Milestone 3

Memory Implementation

Introduction

In this milestone, we will generate the SRAM that will be used as the main memory for our CPU design. We will use the Xilinx IP generator to generate a memory. Additionally, we will design a simple control logic to generate the flags which indicate to the controller that the memory operation is finished.




* The CPU address bus is 32 bits, but since we are using a 32-bit byte-addressable memory, the lower two bits of the address are used to generate the **write_en** signal (byte select), resulting in the “effective” address width being 30 bits .


IP generation

Open the IP catalogue and search for Block Memory


Choose the type of memory that you want to create (SRAM, ROM, etc.)




In Port A Options, select the size according to your design. Note that the depth refers to the number of memory rows; Vivado automatically calculates the address width as $\lceil \log_2(\text{DEPTH}) \rceil$




In Additional Options, select the COE (Coefficient) and generate an initialization file with dummy data, which you will use to test the SRAM behaviour.



This is an example of dummy data in the first 3 addresses.




Click OK, and in the next window, click Generate.



You should now see your IP under Sources->IP Sources.

If you expand the generated block, you should see several files, among them instantiation templates.

Open the `.veo` and you will see an instantiation template for Verilog/SystemVerilog.



Tasks

Generate a SRAM block with the following parameters:

- Data width: 32 bit
- Depth: 16384 (corresponding to 64 KiB)
- Output register
- Byte-wise write enabled (byte size = 8 bit)

Instantiate the SRAM macro in your memory system module and design a simple state machine that generates the `mem_ready` flag. Note that this flag should be 1 when the output data is valid (for loads) and when the memory has been successfully written (for stores).

Create a testbench to test the different functionalities of the memory (read, write, byte-wise writes). Use this testbench to verify the timing of the SRAM regarding the `enable` and `mem_ready` signals.

Deliverables

Use GitHub Classroom to submit your RTL and testbench files.

The GitHub Classroom repositories contain a skeleton of the RTL and testbench files for the memory that you may use for your development.

Hints

The processor must assert and hold the enable signal (`read_en` or `write_en`) until it receives the corresponding response from the memory. Otherwise, you might see glitches or temporary data for the first clock cycle after the enable signal is asserted.

Bonus tasks

- (2 points) Implement multiple smaller memories and add a different number of registers at the output. This simulates different latencies. Generate the corresponding `mem_ready` logic according to the corresponding latency.