Lecture 01. 1D Filter

filter_float.c

```
#include <stdio.h>
float filter(double in) {
    static float
                   x[21];
    float h[21] = \{-0.000306021779757585,
                                                 0.00189666282674638.
                      0.00257299891941012,
                                                -0.0090277441097318,
                     -0.0075198095107301.
                                                 0.0291019349476909.
                     0.0145629522024416,
                                                -0.0807110457423653,
                     -0.0210214194708373,
                                                 0.308909103630076,
                      0.523660422383779,
                                                 0.308909103630076,
                     -0.0210214194708373,
                                                -0.0807110457423653.
                      0.0145629522024416,
                                                 0.0291019349476909,
                     -0.0075198095107301.
                                                -0.0090277441097318.
                      0.00257299891941012
                                                 0.00189666282674638
                     -0.000306021779757585}:
   for(int i=20;i>=1;i--) {
       x[i] = x[i-1]:
   x[0] = in;
   float out = 0;
   for(int i=0;i<21;i++) {
       out += x[i] * h[i];
    return out;
int main(void) {
   FILE
                *inf, *outf;
    inf = fopen("filter in.txt", "r");
   outf = fopen("filter out.txt", "w");
   float in;
   while(fscanf(inf, \%f", \&in) > 0) {
       float out;
       out = filter(in);
        fprintf(outf, "%f\n", out);
   fclose(inf);
    fclose(outf):
```

filter_fixed.c

```
#include <stdio.h>
#include <math.h>
int filter(int in) {
    static int x[21];
             h[21] = \{ -10,
                                         84, -296, -246,
                         954,
                                 477, -2645, -689, 10122,
                       17159, 10122, -689, -2645,
                                                        477,
                         954, -246, -296,
                                                 84.
                                                         62,
                         -10}:
    for(int i=20;i>=1;i--) {
         x[i] = x[i-1];
    x[0] = in;
    int
             out = 0;
    for(int i=0;i<21;i++) {
         out += x[i] * h[i];
    out = (out+(1<<15)) >> 16;
    if(out > 32767) out = 32767;
    else if(out < -32767) out = -32767;
    return out;
int main(void) {
    FILE
                 *inf, *outf;
    FILE
                 *fixed in, *fixed out;
    inf = fopen("filter_in.txt", "r");
outf = fopen("filter_out.txt", "w");
    fixed_in = fopen("filter_in_fixed.txt", "w");
    fixed out = fopen("filter out fixed.txt", "w");
    float in f;
    while(fscanf(inf, "%f", \&in_f) > 0) {
         int in_i = (int)floor(in_f*8192+0.5);
         if(in i > 32767) in i = 32767;
         else if(in i < -32767) in i = -32767;
         fprintf(fixed in, "%04X\n^{2}, in i & 0x0FFFF);
         int out_i;
         float out f;
        out_i = filter(in_i);
//fprintf(fixed_out, "%11d\n", out_i);
fprintf(fixed_out, "%04X\n", out_i & 0x0FFFF);
         out_f = out_i / 4096.;
         fprintf(outf, "%f\n", out f);
    fclose(inf);
    fclose(outf);
```

filter.v

```
module filter (
                 input
                        clk,
                 input
                         n reset,
                 input
                              [15:0] x_in,
                 output reg [15:0] y_out,
                 input
                                  h write,
                 input
                         [4:0]
                                  h idx,
                         [15:0] h data
                 input
);
reg signed [15:0] x[20:0];
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        \bar{x}[0] <= 'b0;
        x[1] <= 'b0;
        x[2] <= 'b0;
        x[3] <= 'b0:
        x[4] <= 'b0:
        x[5] <= 'b0;
        x[6] <= 'b0;
        x[7] <= 'b0:
        x[8] <= 'b0;
        x[9] <= 'b0:
        x[10] \le 'b0:
        x[11] \le 'b0:
        x[12] <= 'b0;
        x[13] \le 'b0;
        x[14] \le 'b0;
        x[15] \le 'b0;
        x[16] \le 'b0;
        x[17] \ll b0;
        x[18] \le 'b0:
        x[19] \le 'b0:
        x[20] <= 'b0;
    end else begin
        x[0] \leftarrow x in;
        x[1] \le x[0]:
        x[2] \le x[1]:
        x[3] \le x[2]:
        x[4] \le x[3];
        x[5] \ll x[4];
        x[6] \le x[5];
        x[7] \ll x[6];
        x[8] \le x[7]:
        x[9] \le x[8];
        x[10] \ll x[9];
        x[11] \le x[10]:
        x[12] \ll x[11];
        x[13] \le x[12];
        x[14] \le x[13];
        x[15] \le x[14];
        x[16] \le x[15]:
        x[17] \ll x[16];
        x[18] \ll x[17];
        x[19] \ll x[18];
        x[20] \le x[19];
    end
end
```

```
/*
reg signed [15:0] h[20:0] =
        {-16'd 10, 16'd
                               62, 16'd
                                            84, -16'd
                                                        296, -16'd
                                                                      246,
          16'd 954, 16'd 477, -16'd 2645, -16'd 16'd17159, 16'd 10122, -16'd 689, -16'd 16'd 954, -16'd 246, -16'd 296, 16'd
                                                        689, 16'd 10122,
                                                       2645, 16'd
                                                                      477,
                                                         84, 16'd
                                                                       62,
         -16'd 10}:
*/
reg signed [15:0] h[20:0];
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        h[0] <= -16'd 10;
        h[ 1] <= 16'd
                          62;
        h[2] <= 16'd
                         84:
        h[3] <= -16'd
                         296;
        h[4] \le -16'd 246;
        h[5] <= 16'd 954;
        h[6] <= 16'd 477;
        h[7] <= -16'd 2645:
        h[8] \leftarrow -16'd 689;
        h[ 9] <= 16'd10122;
        h[10] <= 16'd17159;
        h[11] <= 16'd10122;
        h[12] <= -16'd 689:
        h[13] <= -16'd 2645:
        h[14] \le 16'd 477:
        h[15] <= 16'd 954:
        h[16] <= -16'd
        h[17] <= -16'd
                         296;
        h[18] <= 16'd
                         84;
        h[19] <= 16'd
                         62;
        h[20] <= -16'd
                         10;
    end else begin
        if(h write == 1'b1) begin
            h[h_idx] <= h_data;
        end
    end
end
wire signed [31:0] mul[20:0]; //(16,13) * (16,15) -> (31,28) if sym. sat.
                                     //(32, 28) sum
assign mul[0] = x[0] * h[0];
assign mul[1] = x[1] * h[1];
assign mul[2] = x[2] * h[2];
assign mul[3] = x[3] * h[3];
assign mul[4] = x[4] * h[4];
assign
        mul[5] = x[5] * h[5];
assign
        mul[6] = x[6] * h[6];
assign mul[7] = x[7] * h[7];
assign mul[8] = x[8] * h[8];
assign mul[9] = x[9] * h[9];
assign mul[10] = x[10] * h[10];
assign mul[11] = x[11] * h[11]:
assign mul[12] = x[12] * h[12];
assign mul[13] = x[13] * h[13];
assign mul[14] = x[14] * h[14];
assign mul[15] = x[15] * h[15];
assign mul[16] = x[16] * h[16];
assign mul[17] = x[17] * h[17];
```

```
assign mul[18] = x[18] * h[18];
assign mul[19] = x[19] * h[19];
assign mul[20] = x[20] * h[20];
wire signed [31:0] sum = mul[0] + mul[1] + mul[2] + mul[3] + mul[4] +
                           mul[5] + mul[6] + mul[7] + mul[8] + mul[9] +
                           mul[10] + mul[11] + mul[12] + mul[13] + mul[14] +
                           mul[15] + mul[16] + mul[17] + mul[18] + mul[19] +
                           mul[20];
wire signed [31:0] y \text{ rnd} = \text{sum} + (1 << 15); // for rounding
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        \overline{y} out <= 'b0;
    end else begin
        y_out <= y_rnd[31:16];</pre>
    end
end
endmodule
```

top_filter.v

```
module top filter;
reg clk, n_reset;
initial clk = 1'b0;
always #5 clk = \simclk;
reg [15:0] in data[0:95999];
            [15:0] x in;
reg
wire signed [15:0] y_out;
integer idx:
initial begin
    n reset = 1'b1:
    i\overline{d}x = 0;
    x in = 0;
    $readmemh("../c/filter_in_fixed.txt", in_data);
    n reset = 1'b0:
    #20;
    n_reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    for(idx=0;idx<96000;idx=idx+1) begin
        x in = in data[idx]:
        @(posedge clk);
    end
    x_in = 0;
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    $finish;
end
filter i_filter (.clk(clk), .n_reset(n_reset), .x_in(x_in), .y_out(y_out));
always@(posedge clk) begin
    $display("%d", y out);
end
endmodule
```

filter.v - prameterized

```
// parameter
module filter #(
                NUM TAP = 21,
                W I \overline{D} = 16
                F ID = 13,
                W C = 16,
                F^{-}C = 15
                W \ OD = 16
                F^{-}0D = 12
) (
                input clk,
                input
                       n reset.
                             [W_ID-1:0] x_in,
                input
                output reg [W OD-1:0] y out,
                input
                                                 h write,
                        [$clog2(NUM TAP)-1:0]
                input
                                                 h idx.
                input
                        [W C-1:0]
                                                 h data
);
reg signed [W_ID-1:0] \times [NUM_TAP-1:0];
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        for(int i=0;i<NUM_TAP;i++) begin</pre>
           x[i] <= 'b0;
        end
    end else begin
        x[0] \ll x_in;
        for(int i=1;i<NUM_TAP;i++) begin</pre>
            x[i] \le x[i-1];
        end
   end
end
reg signed [15:0] h [NUM TAP-1:0] =
        \{-16'd 10, 16'\overline{d}\}
                             62, 16'd
                                            84, -16'd
                                                        296, -16'd
                                                                     246,
          16'd 954, 16'd 477, -16'd
                                          2645, -16'd
                                                        689, 16'd 10122,
                                                      2645, 16'd 477,
          16'd17159, 16'd 10122, -16'd
                                          689, -16'd
         16'd 954, -16'd 246, -16'd
                                          296, 16'd
                                                         84, 16'd
                                                                      62,
         -16'd 10};
reg signed [W C-1:0] h[NUM TAP-1:0];
always@(posedge clk or negedge n_reset) begin
   if(n reset == 1'b0) begin
       h[0] <= -16'd
                         10:
       h[1] <= 16'd
                         62:
       h[2] <= 16'd
        h[3] \leftarrow -16'd 296;
       h[4] <= -16'd 246;
        h[5] \le 16'd 954;
       h[6] \le 16'd 477;
       h[7] <= -16'd 2645;
       h[8] \leftarrow -16'd 689;
       h[ 9] <= 16'd10122:
       h[10] <= 16'd17159;
       h[11] <= 16'd10122;
       h[12] <= -16'd 689;
        h[13] <= -16'd 2645;
```

```
h[14] \le 16'd 477:
        h[15] <= 16'd
        h[16] <= -16'd
                         246;
        h[17] <= -16'd
                         296:
        h[18] <= 16'd
                          84;
        h[19] <= 16'd
                          62;
        h[20] <= -16'd
                         10;
    end else begin
        if(h write == 1'b1) begin
            h[h_idx] <= h_data;
        end
    end
end
localparam W MUL = W ID + W C - 1;
localparam F_MUL = F_ID + F_C;
localparam W_SUM = W_MUL + $clog2(NUM_TAP);
wire signed [W MUL-1:0] mul[NUM TAP-1:0];
genvar i;
for(i=0;i<NUM_TAP;i++) begin</pre>
    assign \overline{\text{mul}}[i] = x[i] * h[i];
reg signed [W SUM-1:0] sum;
always@(*) begin
    sum = 0;
    for(int i=0;i<NUM TAP;i++) begin</pre>
        sum = sum + mul[i];
    end
end
wire signed [W_SUM-1:0] y_rnd = sum + (1<<(F_MUL-F_0D-1)); // for rounding
|always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        v out <= 'b0:
    end else begin
        y_out <= y_rnd[F_MUL-F_OD+W_OD:F_MUL-F_OD];</pre>
    end
end
endmodule
```

Lecture 02. 2D Filter

filter_2d.c

```
#include <stdio.h>
#include <math.h>
void filter2d(unsigned char in img[], unsigned char out img[],
            int height, int width) {
            h[3][3] = \{0 \times 08, 0 \times 10, 0 \times 08, 0 \times 10, 0 \times 20, 0 \times 10, 0 \times 08, 0 \times 10, 0 \times 08\};
    for(int i=0:i<height:i++) {</pre>
        for(int i=0:i<width:i++) {</pre>
             int sum = 0;
            if(i>0 && j>0)
                                           sum += in img[(i-1)*width+j-1]*h[0][0];
            if(i>0)
                                           sum += in img[(i-1)*width+j ]*h[0][1];
            if(i>0 \&\& j< width-1)
                                           sum += in img[(i-1)*width+j+1]*h[0][2];
            if(j>0)
                                           sum += in_img[(i)*width+j-1]*h[1][0];
                                           sum += in_img[(i)*width+j]*h[1][1];
            if(j<width-1)
                                           sum += in_img[(i)*width+j+1]*h[1][2];
            if(i < height-1 \&\& j>0)
                                           sum += in_img[(i+1)*width+j-1]*h[2][0];
            if(i<height-1)
                                           sum += in_img[(i+1)*width+j]*h[2][1];
            if(i < height-1 \&\& j < width-1) sum += in img[(i+1)*width+j+1]*h[2][2];
            sum = (sum + (1 << 6)) >> 7;
            if(sum < 0) out_img[i*width+j] = 0;</pre>
            else if(sum > 255) out img[i*width+j] = 255;
            else out img[i*width+j] = sum;
}
int main(void) {
    int
                 i, a;
    FILE
                 *inf, *outf, *memf;
    unsigned char in img[256*256];
    unsigned char out img[256*256];
    inf = fopen("img in.txt", "r");
    outf = fopen("img_out.txt", "w");
    memf = fopen("img in.dat", "w");
    for(i=0;i<256*256;i++) {
        fscanf(inf, "%d,", &a);
        in imq[i] = a;
        fprintf(memf, "%02X\n", in_img[i]);
    filter2d(in_img, out_img, 256, 256);
    for(i=0;i<256*256;i++) {
        fprintf(outf, "%3d ", out_img[i]);
        if(i\%256 == 255) fprintf(outf, "\n");
    fclose(inf);
    fclose(outf);
    fclose(memf);
```

filter2d.v - without buffer

```
module filter2d (
                input
                                 clk,
                input
                                 n_reset,
                input
                                 start.
                output req
                                 finish,
                output
                                 CS,
                output
                                 we,
                output [16:0]
                                 addr,
                output
                        [7:0]
                                 din.
                         [7:0]
                input
                                 dout.
                input
                                 h write.
                input
                         [3:0]
                                h idx,
                input
                        [7:0]
                                h data
);
reg
            on proc;
req [3:0]
            cnt;
reg [7:0]
            cnt x;
reg [7:0]
            cnt_y;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        on proc <= 1'b0;
        cnt <= 0;
        cnt x \le 0;
        cnt y <= 0;
        finish \ll 1'b0;
    end else begin
        if(start == 1'b1) on_proc <= 1'b1;
        else if((cnt == 11) && (cnt_x == 255) && (cnt_y == 255)) on_proc <= 1'b0;
        if(on proc == 1'b1) begin
            cnt <= (cnt == 11) ? 0 : cnt+1:
            if(cnt == 11) begin
                cnt x \le (cnt x == 255) ? 0 : cnt x+1;
                if(cnt_x == 2\overline{5}5) begin
                    cnt_y \le (cnt_y == 255) ? 0 : cnt_y+1;
                end
            end
        end
        finish <= ((cnt == 11) && (cnt x == 255) && (cnt y == 255));
    end
end
                mem rd = (cnt >= 0) \&\& (cnt <= 8) \&\& (on proc == 1'b1);
wire
        [16:0] rd addr;
always@(*) begin
    case(cnt)
        4'd0:
                rd addr = (cnt y-1)*256 + cnt x-1;
        4'd1:
                rd addr = (cnt y-1)*256 + cnt x;
                rd addr = (cnt y-1)*256 + cnt x+1;
        4'd2:
        4'd3:
                rd_addr = (cnt_y)*256 + cnt_x-1;
        4'd4:
                rd addr = (cnt y) *256 + cnt x;
                rd addr = (cnt y )*256 + cnt x+1;
        4'd5:
        4'd6:
                rd addr = (cnt y+1)*256 + cnt x-1;
        4'd7:
                rd addr = (cnt y+1)*256 + cnt x;
        4'd8:
                rd addr = (cnt y+1)*256 + cnt x+1;
```

```
default:
                    rd addr = 'bx;
   endcase
end
reg
        [7:0]
                pd;
wire
                pd_en = (cnt >= 1) && (cnt <= 9);
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
        pd \ll 0;
   end else begin
       if(pd en == 1'b1) pd <= dout;
   end
end
reg signed [7:0] h[0:8];
always@(posedge clk or negedge n_reset) begin
   if(n reset == 1'b0) begin
       \bar{h}[0] \le 8'h08;
       h[1] \le 8'h10;
       h[2] <= 8'h08:
       h[3] <= 8'h10:
       h[4] \le 8'h20;
       h[5] <= 8'h10;
       h[6] <= 8'h08;
       h[7] <= 8'h10;
       h[8] <= 8'h08;
   end else begin
       if(h_write == 1'b1) begin
           h[h_idx] <= h_data;
       end
   end
end
                    coeff = h[cnt-2];
wire signed [7:0]
wire signed [15:0] mul = pd * coeff;
reg signed [19:0] acc;
wire signed [19:0] acc in = (cnt == 1) ? 0 : mul + acc;
reg
                    acc_en;
always@(*) begin
   acc en = 1'b0;
    case(cnt)
       4'd 1: acc en = 1'b1;
       4'd 2: if((cnt y > 0) && (cnt x > 0)) acc en = 1'b1;
       4'd 3: if((cnt y > 0)
                                              ) acc en = 1'b1;
       4'd 4: if((cnt_y > 0) && (cnt_x < 255)) acc_en = 1'b1;
       4'd 5: if(cnt x > 0) acc en = 1'b1;
       4'd 6:
                                acc en = 1'b1;
       4'd 7: if(cnt x < 255) acc en = 1'b1;
       4'd 8: if((cnt_y < 255) && (cnt_x > 0)) acc_en = 1'b1;
       4'd 9: if((cnt_y < 255)
                                                ) acc en = 1'b1;
       4'd10: if((cnt_y < 255) \&\& (cnt_x < 255)) acc_en = 1'b1;
       default: acc en = 1'b0;
   endcase
end
always@(posedge clk or negedge n_reset) begin
   if(n reset == 1'b0) begin
        acc <= 'b0;
   end else begin
       if(acc en == 1'b1) acc <= acc in;
```

```
end
end
wire
        [19:0] pd_rnd_1 = acc + (1 << 6);
        [12:0] pd rnd = pd rnd 1[19:7];
wire
                pd out = (pd rnd < 0) ? 0 :
wire
        [7:0]
                         (pd rnd > 255) ? 255 :
                         pd rnd[7:0];
assign
                din = pd out;
wire
                mem wr = (cnt == 11);
wire
        [16:0] wr addr = cnt y * 256 + cnt x + 256*256;
assign cs = mem rd | mem wr;
assign we = mem_wr;
assign addr = (mem rd == 1'b1) ? rd addr : wr addr;
endmodule
```

top1.v - stored in mem

```
module top filter 2d;
        clk, n_reset;
reg
reg
        start;
wire
        finish;
initial clk = 1'b0:
always #5 clk = ~clk;
initial begin
    n reset = 1'b1;
    $readmemh("../c/img_in.dat", i_buf.data);
    n reset = 1'b0;
    #20;
    n reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    start = 1'b1;
    @(posedge clk);
    start = 1'b0;
end
wire
        cs, we;
        [16:0] addr;
wire
        [7:0]
wire
                din;
wire
        [7:0]
                dout;
filter2d
            i_filter (.clk(clk), .n_reset(n_reset), .start(start), .finish(finish),
                .cs(cs), .we(we), .addr(addr), .din(din), .dout(dout),
                .h write(1'b0), .h idx(4'b0), .h data(8'b0));
mem single #(
                .WD(8),
                .DEPTH(256*256*2)
) i buf (
                .clk(clk),
                .cs(cs),
                .we(we),
                .addr(addr),
                .din(din),
                .dout(dout)
);
always@(posedge clk) begin
    if(finish == 1'b1) begin
        for(int i=0; i<256; i++) begin
            for(int j=0; j<256; j++) begin
                $write("%3d ", i buf.data[i*256+j+256*256]);
            end
            $write("\n");
        end
        $finish;
    end
end
endmodule
```

filter2d.v - including buffer

```
module filter2d (
                input clk,
                input
                        n_reset,
                                 i_strb,
                input
                input
                         [7:0]
                                i_data,
                output
                                 o strb.
                output [7:0]
                                o_data
);
wire
                start;
wire
                mem rd;
wire
        [15:0] rd addr;
wire
        [7:0]
                rd data;
filter2d buf i buf(
                .clk(clk),
                .n_reset(n_reset),
                .i_strb(i_strb),
                .i_data(i_data),
                .start(start),
                .mem rd(mem rd),
                .rd addr(rd addr).
                .rd_data(rd_data)
);
filter2d_op i_op(
                .clk(clk),
                .n reset(n reset),
                .start(start),
                .mem rd(mem rd),
                .rd_addr(rd_addr),
                .rd data(rd data),
                .o_strb(o_strb),
                .o_data(o_data)
);
endmodule
```

filter2d buf.v

```
module filter2d buf (
                input
                                 clk,
                input
                                 n reset,
                input
                                 i strb,
                        [7:0]
                input
                                i data,
                output reg
                                 start,
                input
                                 mem rd.
                input
                        [15:0] rd addr,
                output [7:0]
                                rd data
);
req [7:0]
            cnt_x;
reg [7:0]
            cnt_y;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        cnt x <= 255;
        cnt_y <= 255;
    end else begin
        if(i_strb == 1'b1) begin
            cnt_x \ll (cnt_x == 255) ? 0 : cnt_x+1;
            if(cnt x == 255) begin
                cnt y \leq (cnt y == 255) ? 0 : cnt y+1;
            end
        end
    end
end
rea
            mode:
            mode_change;
wire
            mem wr;
reg
reg [7:0]
            wr data;
assign mode_change = (mem_wr == 1'b1) && (cnt_x == 255) && (cnt_y == 255);
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        mode <= 1'b0;
        start <= 1'b0;
    end else begin
        if(mode change == 1'b1) begin
            mode <= ~mode;</pre>
        end
        start <= mode change;
    end
end
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        mem_wr <= 1'b0;
        wr data <= 8'b0;
    end else begin
        mem wr <= i strb;
        wr data <= i data;
    end
end
        [15:0] wr_addr = cnt_y*256 + cnt_x;
wire
                cs0 = (mode == 1'b0) ? mem_wr : mem_rd;
wire
```

```
wire
                 we0 = (mode == 1'b0) ? mem wr : 1'b0;
wire
         [15:0] addr0 = (mode == 1'b0) ? wr_addr : rd_addr;
                din0 = (mode == 1'b0) ? wr data : 'b0;
wire
         [7:0]
wire
         [7:0]
                dout0:
                 cs1 = (mode == 1'b1) ? mem_wr : mem_rd;
wire
                 we1 = (mode == 1'b1) ? mem_wr : 1'b0;
wire
         [15:0] addr1 = (mode == 1'b1) ? wr_addr : rd_addr;
wire
wire
         [7:0]
                din1 = (mode == 1'b1) ? wr_data : 'b0;
         [7:0]
wire
                dout1;
assign rd data = (mode == 1'b0) ? dout1 : dout0;
|mem_single #(
                 .WD(8),
                 .DEPTH(256*256)
) i_buf0 (
                 .clk(clk),
                 .cs(cs0),
                 .we(we0),
                 .addr(addr0),
                 .din(din0),
                 .dout(dout0)
);
mem single #(
                 .WD(8),
                 .DEPTH(256*256)
) i buf1 (
                 .clk(clk),
                 .cs(cs1).
                 .we(we1),
                 .addr(addr1),
                 .din(din1),
                 .dout(dout1)
);
endmodule
```

filter2d_op.v

```
module filter2d op (
                input
                                clk,
                                n_reset,
                input
                input
                                start,
                output
                                    mem rd,
                output reg [15:0] rd addr,
                            [7:0] rd_data,
                input
                output reg
                                    o strb.
                output reg [7:0] o data,
                input
                                h write,
                       [3:0]
                input
                                h idx,
                input
                       [7:0]
                                h data
);
           on proc;
reg
req [3:0]
           cnt;
reg [7:0]
           cnt_x;
req [7:0]
           cnt_y;
always@(posedge clk or negedge n reset) begin
   if(n reset == 1'b0) begin
       on proc <= 1'b0;
        cnt <= 0;
       cnt x \le 0;
        cnt_y \ll 0;
   end else begin
       if(start == 1'b1) on_proc <= 1'b1;
        else if((cnt == 11) && (cnt x == 255) && (cnt y == 255)) on proc <= 1'b0;
        if(on proc == 1'b1) begin
            cnt <= (cnt == 11) ? 0 : cnt+1;
           if(cnt == 11) begin
                cnt_x \ll (cnt_x == 255) ? 0 : cnt_x+1;
                if(cnt x == 255) begin
                    cnt y \leq (cnt y == 255) ? 0 : cnt y+1;
                end
           end
       end
   end
end
assign mem rd = (cnt \ge 0) \&\& (cnt \le 8) \&\& (on proc == 1'b1);
always@(*) begin
    case(cnt)
       4'd0:
                rd addr = (cnt y-1)*256 + cnt x-1;
       4'd1:
                rd_addr = (cnt_y-1)*256 + cnt_x;
       4'd2:
                rd addr = (cnt y-1)*256 + cnt x+1;
       4'd3:
                rd addr = (cnt y )*256 + cnt x-1;
                rd addr = (cnt y )*256 + cnt x;
       4'd4:
                rd_addr = (cnt_y)*256 + cnt_x+1;
       4'd5:
       4'd6:
                rd_addr = (cnt_y+1)*256 + cnt_x-1;
       4'd7:
                rd_addr = (cnt_y+1)*256 + cnt_x;
       4'd8:
                rd_addr = (cnt_y+1)*256 + cnt_x+1;
                   rd_addr = 7bx;
        default:
   endcase
end
```

```
rea
        [7:0]
                pd:
wire
                pd en = (cnt >= 1) && (cnt <= 9);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        pd <= 0:
    end else begin
        if(pd en == 1'b1) pd <= rd data;
    end
end
reg signed [7:0] h[0:8];
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        h[0] <= 8'h08;
        h[1] <= 8'h10;
        h[2] <= 8'h08;
        h[3] \ll 8'h10;
        h[4] \le 8'h20;
        h[5] <= 8'h10:
        h[6] <= 8'h08:
        h[7] \le 8'h10;
        h[8] <= 8'h08;
    end else begin
        if(h write == 1'b1) begin
            h[h idx] <= h data;
        end
    end
end
wire signed [7:0]
                    coeff = h[cnt-2];
wire signed [15:0]
                    mul = pd * coeff;
reg signed [19:0]
                    acc;
wire signed [19:0]
                    acc_in = (cnt == 1) ? 0 : mul + acc;
                    acc_en;
always@(*) begin
    acc_en = 1'b0;
    case(cnt)
        4'd 1: acc_en = 1'b1;
        4'd 2: if((cnt_y > 0) && (cnt_x > 0)) acc_en = 1'b1;
        4'd 3: if((cnt_y > 0))
                                              ) acc_{en} = 1'b1;
        4'd 4: if((cnt_y > 0) && (cnt_x < 255)) acc_en = 1'b1;
        4'd 5: if(cnt x > 0) acc en = 1'b1;
        4'd 6:
                                acc_en = 1'b1;
        4'd 7: if(cnt_x < 255) acc_en = 1'b1;
        4'd 8: if((cnt y < 255) && (cnt x > 0)) acc en = 1'b1;
        4'd 9: if((cnt y < 255)
                                                ) acc en = 1'b1;
        4'd10: if((cnt y < 255) && (cnt x < 255)) acc en = 1'b1;
        default: acc en = 1'b0;
    endcase
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        acc <= 'b0:
    end else begin
        if(acc en == 1'b1) acc <= acc in;
    end
end
        [19:0] pd rnd 1 = acc + (1 << 6);
wire
```

```
wire
        [12:0]
                pd rnd = pd rnd 1[19:7];
wire
        [7:0]
                pd out = (pd rnd < 0) ? 0:
                         (pd_rnd > 255) ? 255 :
                         pd rnd[7:0];
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        o strb <= 1'b0;
        o data <= 'b0;
    end else begin
        o_strb <= (cnt == 11);
        if(cnt == 11) begin
            o_data <= pd_out;
        end
    end
end
endmodule
```

top2.v - strobed input

```
module top filter 2d;
        clk, n_reset;
reg
reg
        start;
initial clk = 1'b0;
always \#5 clk = \simclk;
reg [7:0] img_data[0:65535];
            i strb;
reg
reg [7:0] i data;
integer idx, cnt;
initial begin
    cnt = 0;
    n reset = 1'b1;
    $readmemh("../c/img_in.dat", img_data);
    i_strb = 1'b0;
    i data = 'bx;
    #3;
    n_reset = 1'b0;
    #20;
    n reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    repeat(3) begin
        for(idx=0;idx<65536;idx=idx+1) begin
            i_strb = 1'b1;
            i_data = img_data[idx];
            @(posedge clk);
            repeat(16) begin
                i_strb = 1'b0;
                i data = 'bx;
                @(posedge clk);
            end
        end
    end
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    $finish;
end
wire
                o_strb;
wire
        [7:0] o data;
filter2d i filter (
                    .clk(clk),
                    .n reset(n reset),
                    .i strb(i strb),
                    .i_data(i_data),
                    .o_strb(o_strb),
                    .o_data(o_data),
                    .h_write(1'b0),
                    h idx(4'b0),
                    .h_data(8'b0)
);
always@(posedge clk) begin
    if(o_strb == 1'b1) begin
        $write("%3d ", o_data);
```

filter2d.v - line buffer

```
module filter2d (
                                clk,
                input
                input
                                n reset,
                input
                                i_strb,
                input
                       [7:0]
                               i_data,
                output reg
                                    o_strb,
                output reg [7:0] o_data,
                input
                                h write,
                input
                       [3:0] h_idx,
                input
                       [7:0] h_data
);
reg
            garbage;
reg [3:0]
            cnt;
reg [7:0]
            cnt_x;
reg [7:0]
            cnt_y;
reg [7:0]
           i data d;
always@(posedge clk or negedge n_reset) begin
   if(n reset == 1'b0) begin
        garbage <= 1'b1;</pre>
        čnt <= 7;
        cnt_x <= 254;
        cnt_y <= 254;
        i data d \leq 'b0;
    end else begin
        if(i_strb == 1'b1) begin
            cnt x <= (cnt x == 255) ? 0 : cnt x+1;
            if(cnt_x == 255) begin
                cnt_y \le (cnt_y = 255) ? 0 : cnt_y+1;
                if(cnt y == 255) garbage \leftarrow 1'b0;
            end
        end
        if(i_strb == 1'b1) cnt <= 0;
        else if(cnt < 7) cnt <= cnt+1;
        if(i_strb == 1'b1) i_data_d <= i_data;</pre>
   end
end
reg
        [7:0]
                ibuf[2:0][2:0];
        [7:0] dout;
wire
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        for(int i=0; i<3; i++) begin
            for(int j=0;j<3;j++) begin
                ibuf[i][j] <= 'b0;
            end
        end
    end else begin
        if(cnt == 0) begin
            for(int i=0;i<3;i++) begin
                for(int j=0;j<2;j++) begin
                    ibuf[i][j] <= ibuf[i][j+1];
                end
            end
            ibuf[2][2] <= i_data_d;
        end
```

```
if(cnt == 1) ibuf[0][2] <= dout;
        if(cnt == 2) ibuf[1][2] <= dout:
    end
end
wire
            mem_rd = (cnt == 0) || (cnt == 1);
wire
            mem wr = (cnt == 2);
                wr_addr:
reg
        [8:0]
        [8:0]
wire
                rd addr0 = wr addr;
                rd addr1 = (wr addr<256) ? wr addr+256 : wr addr-256;
wire
        [8:0]
        [8:0]
wire
                rd addr = (cnt == 0) ? rd addr0 : rd addr1;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        wr addr <= 0:
    end else begin
        if(mem wr == 1'b1) begin
            wr addr = (wr addr = 2*256-1) ? 0 : wr addr + 1;
        end
    end
end
wire
                cs = mem rd | mem wr;
wire
                we = mem wr;
wire
        [8:0]
                addr = (mem wr == 1'b1) ? wr addr : rd addr;
wire
        [7:0]
                din = i data d;
mem_single #(
                .WD(8),
                .DEPTH(2*256)
) i buf0 (
                .clk(clk),
                .cs(cs),
                .we(we),
                .addr(addr),
                .din(din),
                .dout(dout)
);
reg signed [7:0] h[0:8];
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        h[0] <= 8'h08;
        h[1] <= 8'h10;
        h[2] <= 8'h08:
        h[3] \le 8'h10:
        h[4] \le 8'h20:
        h[5] <= 8'h10:
        h[6] <= 8'h08:
        h[7] <= 8'h10:
        h[8] <= 8'h08;
    end else begin
        if(h write == 1'b1) begin
            h[h idx] <= h data;
        end
    end
end
reg signed [15:0] mul[2:0][2:0];
|always@(posedge clk or negedge n reset) begin
```

```
if(n reset == 1'b0) begin
         for(int i=0;i<3;i++) begin
             for(int j=0;j<3;j++) begin
                 mul[i][i] <= 'b0:
             end
         end
    end else begin
        if((cnt == 3) \&\& (garbage == 1'b0)) begin
             mul[0][0] \le ((cnt y > 0) \&\& (cnt x > 0))
                                                      0)) ? ibuf[0][0] * h[0] : 'b\dot{0};
             mul[0][1] <= ((cnt_y > 0)
                                                         ) ? ibuf[0][1] * h[1] : 'b0;
             mul[0][2] \le ((cnt_y > 0) \& (cnt_x < 255)) ? ibuf[0][2] * h[2] : 'b0;
             mul[1][0] \leftarrow (cnt_x > 0) ? ibuf[1][0] * h[3] : 'b0;
                                           ibuf[1][1] * h[4];
             mul[1][1] <=
             mul[1][2] \leftarrow (cnt x < 255) ? ibuf[1][2] * h[5] : 'b0;
             mul[2][0] \leftarrow ((cnt y < 255) \&\& (cnt x > 0)) ? ibuf[2][0] * h[6] : 'b0;
             mul[2][1] \ll ((cnt y < 255))
                                                           ) ? ibuf[2][1] * h[7] : b0;
             mul[2][2] \leftarrow ((cnt_y < 255) \&\& (cnt_x < 255)) ? ibuf[2][2] * h[8] : [b0;]
        end
    end
end
reg signed [19:0] sum_in;
reg signed [19:0] sum;
always@(*) begin
    sum_in = 0;
    for(int i=0;i<3;i++) begin
         for(int j=0;j<3;j++) begin
             sum in = sum in + mul[i][j];
         end
    end
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        sum <= 'b0;
    end else begin
        if((cnt == 4) \& (qarbage == 1'b0)) begin
             sum <= sum in;</pre>
        end
    end
end
         [19:0] pd rnd 1 = sum + (1 << 6):
wire
wire
         [12:0] pd rnd = pd rnd 1[19:7]:
         [7:0] pd out = (pd rnd < 0) ? 0:
wire
                          (pd rnd > 255) ? 255 :
                          pd rnd[7:0];
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        o strb <= 1'b0;
        o data <= 'b0;
    end else begin
         o strb <= ((cnt == 5) && (garbage == 1'b0));
         if((cnt == 5) \&\& (garbage == 1'b0)) begin
             o_data <= pd_out;
         end
    end
end
endmodule
```

filter_2d_dpi.c

```
#include <stdio.h>
#include <stdlib.h>
unsigned char
                *in imq;
unsigned char
                *out img;
                height, width;
int
void filter2d(void) {
           h[3][3] = \{0x08, 0x10, 0x08, 0x10, 0x20, 0x10, 0x08, 0x10, 0x08\};
    for(int i=0;i<height;i++) {</pre>
        for(int j=0;j<width;j++) {</pre>
            int sum = 0;
            if(i>0 && j>0)
                                         sum += in imq[(i-1)*width+j-1]*h[0][0];
            if(i>0)
                                         sum += in img[(i-1)*width+j ]*h[0][1];
            if(i>0 && j<width-1)
                                         sum += in img[(i-1)*width+j+1]*h[0][2];
            if(j>0)
                                         sum += in img[(i )*width+j-1]*h[1][0];
                                         sum += in img[(i )*width+j ]*h[1][1];
            if(j<width-1)
                                         sum += in_{img}[(i)*width+j+1]*h[1][2];
            if(i < height-1 \&\& j>0)
                                         sum += in_img[(i+1)*width+j-1]*h[2][0];
            if(i<height-1)
                                         sum += in_img[(i+1)*width+j]*h[2][1];
            if(i < height-1 \& j < width-1) sum += in_img[(i+1)*width+j+1]*h[2][2];
            sum = (sum + (1 << 6)) >> 7;
            if(sum < 0) out_img[i*width+j] = 0;</pre>
            else if(sum > 255) out img[i*width+j] = 255;
            else out img[i*width+j] = sum;
void init_filter2d(int h, int w) {
    int
                i, a;
    FILE
                *inf:
    inf = fopen("../c/img_in.txt", "r");
   height = h;
   width = w;
    in img = malloc(height*width*sizeof(unsigned char));
    out_img = malloc(height*width*sizeof(unsigned char));
    for(i=0;i<height*width;i++) {</pre>
        fscanf(inf, "%d,", &a);
        in imq[i] = a;
   filter2d();
    fclose(inf);
unsigned char get input(void) {
    static int i;
    unsigned char res = in img[i];
    if(i==height*width) i=0;
    return res;
unsigned char get_output(void) {
    static int i;
    unsigned char res = out_img[i];
```

```
i++;
if(i==height*width) i = 0;
return res;
```

top3.v - DPI

```
module top_filter_2d;
        clk, n_reset;
reg
reg
        start;
initial clk = 1'b0;
always #5 clk = \simclk;
import "DPI" function void init_filter2d(input int h, input int w);
import "DPI" function byte get input();
import "DPI" function byte get_output();
            i_strb;
reg [7:0] i_data;
initial begin
    n_reset = 1'b1;
    init_filter2d(256, 256);
    i strb = 1'b0;
    i data = 'bx;
    #3;
    n_{reset} = 1'b0;
    #20;
    n_reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    repeat(3) begin
        repeat(256*256) begin
            i_strb = 1'b1;
            i_data = get_input();
            @(posedge clk);
            repeat(16) begin
                i_strb = 1'b0;
                i data = 'bx;
                @(posedge clk);
            end
        end
    end
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    $finish;
end
wire
                o strb;
        [7:0] o_data;
wire
filter2d i filter (
                    .clk(clk),
                    .n reset(n reset),
                    .i_strb(i_strb),
                    .i_data(i_data),
                    .o_strb(o_strb),
                    .o_data(o_data),
                    h write(\overline{1}'b0),
                    h idx(4'b0),
                    .h data(8'b0)
);
        [7:0] out_ref;
always@(posedge clk) begin
```

```
if(o_strb == 1'b1) begin
    out_ref = get_output();
    if(o_data != out_ref) begin
        $display("Error!! o_data = %3d, out_ref = %3d", o_data, out_ref);
        #10;
        $finish;
    end
    end
end
end
```

Lecture 04. FFT

fft_float.c

```
#include <stdio.h>
#include <math.h>
typedef struct {
   float r, i;
} t complex;
void complex add(t complex *dst, t complex src0, t complex src1) {
    dst->r = src0.r + src1.r;
    dst->i = src0.i + src1.i:
void complex sub(t complex *dst, t complex src0, t complex src1) {
   dst->r = src0.r - src1.r;
   dst->i = src0.i - src1.i;
void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = src0.r * src1.r - src0.i * src1.i;
   dst->i = src0.r * src1.i + src0.i * src1.r;
float complex mag(t complex in) {
    return sqrt(in.r*in.r + in.i*in.i);
void twiddle mul(t complex *dst, int k, int N) {
   t_complex twiddle_factor;
    const float pi = acos(-1.0);
   twiddle factor r = cos(-2*pi*k/N);
   twiddle factor.i = sin(-2*pi*k/N);
    complex mul(dst. *dst. twiddle factor):
void fft(float in[1024], t_complex out[1024]) {
    int i, j, k, p;
    for(i=0:i<1024:i++) {
       out[i].r = in[i];
       out[i].i = 0;
    for(i=0,p=1024;i<10;i++,p/=2) {
        for(j=0;j<1024/p;j++) {
            for(k=0;k<p/2;k++) {
                t complex bf0, bf1;
                complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
                complex sub(\&bf1, out[j*p+k], out[j*p+k+p/2]);
                twiddle mul(&bf1, k, p);
                out[j*p+k] = bf0;
                out[j*p+k+p/2] = bf1;
```

```
}
int bit reverse(int in) {
    int i, out = 0;
    for(i=0;i<10;i++) {
        out <<= 1;
        out |= in & 0x01;
        in \Rightarrow= 1:
    return out;
int main(void) {
    float
                fft in[1024]:
    t complex fft out[1024];
    int
    const float pi = acos(-1.0);
    for(i=0:i<1024:i++) {
//
        fft in[i] = \sin(2*pi*i*100/1024);
        fft in[i] = (i<5)? 1: (i>=1019)? 1: 0;
    fft(fft_in, fft_out);
/*
    for(i=0;i<1024;i++) {
        printf("%f %f\n", fft out[bit reverse(i)].r, fft out[bit reverse(i)].i);
*/
    for(i=0;i<1024;i++) {
        printf("%f\n", complex mag(fft out[bit reverse(i)]));
```

fft_fixed.c

```
#include <stdio.h>
#include <math.h>
typedef struct {
   int r, i;
} t complex;
void complex_add(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r + src1.r) >> 1:
   dst->i = (src0.i + src1.i) >> 1;
void complex_sub(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r - src1.r) >> 1;
   dst->i = (src0.i - src1.i) >> 1;
void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r * src1.r - src0.i * src1.i) >> 9;
   dst->i = (src0.r * src1.i + src0.i * src1.r) >> 9;
float complex mag(t complex in) {
    return sqrt(in.r*in.r/32./32. + in.i*in.i/32./32.);
void twiddle mul(t complex *dst, int k, int N) {
   t complex twiddle factor;
    const float pi = acos(-1.0);
    twiddle factor.r = floor(cos(-2*pi*k/N)*511 + 0.5);
   twiddle_factor.i = floor(sin(-2*pi*k/N)*511 + 0.5);
   complex mul(dst, *dst, twiddle factor);
void fft(int in[1024], t complex out[1024]) {
    int i, j, k, p;
   for(i=0:i<1024:i++) {
       out[i].r = in[i];
       out[i].i = 0;
   for(i=0,p=1024;i<10;i++,p/=2) {
        for(j=0;j<1024/p;j++) {
            for(k=0;k<p/2;k++) {
               t_complex bf0, bf1;
                complex add(\&bf0, out[j*p+k], out[j*p+k+p/2]);
                complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
                twiddle mul(&bf1, k, p);
                out[i*p+k] = bf0;
                out[i*p+k+p/2] = bf1;
           }
       }
int bit reverse(int in) {
    int i, out = 0;
    for(i=0;i<10;i++) {
```

```
out <<= 1;
        out |= in & 0x01;
       in >>= 1;
    return out;
int main(void) {
   int
                fft in[1024];
    t complex fft_out[1024];
    int
          i:
    const float pi = acos(-1.0);
   for(i=0;i<1024;i++) {
        //fft in[i] = floor(sin(2*pi*i*100/1024) * 32767 + 0.5);
        fft_in[i] = (i<5) ? 32767 : (i>=1019) ? 32767 : 0;
   fft(fft_in, fft_out);
/*
    for(i=0;i<1024;i++) {
        printf("%d %d\n", fft out[bit reverse(i)].r, fft out[bit reverse(i)].i);
*/
   for(i=0:i<1024:i++) {
        printf("%f\n", complex mag(fft out[bit reverse(i)]));
```

fft_frame.v

```
module fft (
                        clk
              input
            , input
                        n reset
            , input
                         start
            , output
                         ready
            , output
                                 CS
            , output
                                 we
                         [9:0]
                                 addr
            , output
                         [31:0] w data
            , output
            , input
                         [31:0] r data
);
reg
                on proc;
                cnt_p; // counting stage, one hot, 512 to 1
        [9:0]
reg
                         // in C, 1024 to 2
wire
        [9:0]
                cnt pi; // reverse of cnt p
rea
        [9:0]
                cnt j; // counting block
        [9:0]
                cnt_k; // counting butterfly
reg
reg
        [9:0]
                cnt_t; // k*pi
reg
        [2:0]
                cnt_o; // counting butterfly operation
wire
                last o = (cnt o == 6);
                last k = (cnt k == cnt p-1);
wire
wire
                last j = (cnt j == cnt pi-1);
                last p = (cnt p == 10'h001):
wire
assign ready = \simon proc;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        on proc <= 1'b0;
        cnt p <= 10'h200;
        cnt i <= 'b0:
        cnt k <= 'b0;
        cnt_t <= 'b0;
        cnt o <= 'b0;
    end else begin
        if((on_proc == 1'b0) && (start == 1'b1)) begin
            on proc <= 1'b1;
            cnt p <= 10'h200;
            cnt i <= 'b0;
            cnt k <= 'b0;
            cnt t <= 'b0;
            cnt_o <= 'b0;
        if(on_proc == 1'b1) begin
            cnt_o <= (last_o == 1'b1) ? 'b0 : cnt_o+1;</pre>
            if(last o == 1'b1) begin
                cnt k \le (last k == 1'b1) ? 'b0 : cnt k+1;
                cnt t <= (last k == 1'b1) ? 'b0 : cnt t+cnt pi;</pre>
                if(last k == 1'b1) begin
                    cnt j <= (last j == 1'b1) ? 'b0 : cnt j+1;</pre>
                    if(last j == 1'b1) begin
                         cnt p <= cnt p >> 1;
                         if(last p == 1'b1) begin
                             on proc <= 1'b0;
                         end
                    end
                end
            end
```

```
end
    end
end
genvar i;
for(i=0;i<10;i++) begin
    assign cnt pi[i] = cnt p[9-i];
end
assign cs = (cnt_o == 0) || (cnt_o == 1) || (cnt_o == 5) || (cnt_o == 6);
assign we = (cnt o == 5) \mid | (cnt o == 6);
        [9:0] addr0:
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        addr0 <= 'b0;
    end else begin
        if(on_proc == 1'b1) begin
            if(last o == 1'b1) begin
                if((last j == 1'b1) \&\& (last k == 1'b1)) addr0 <= 'b0;
                else if(last k == 1'b1) addr0 <= addr0 + cnt p+1;
                else addr0 <= addr0 + 1;
            end
        end
    end
end
        [9:0] addr1 = addr0 + cnt_p;
wire
assign addr = (cnt_o == 0) \mid | (cnt_o == 5) ? addr0 : addr1;
reg signed [16:0] in0 r, in0 i;
reg signed [16:0] in1 r, in1 i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        in0 r \le 'b0;
        in0^{-}i <= 'b0;
        in1 r \ll 'b0;
        in1 i \le 'b0;
    end else begin
        if(cnt_o == 1) begin
            in0_r <= {r_data[15], r_data[15:0]};
            in0 i \leftarrow {r data[31], r data[31:16]};
        end
        if(cnt o == 2) begin
            in1 r <= {r data[15], r data[15:0]};
            in1 i <= {r data[31], r data[31:16]};
        end
    end
end
reg signed [15:0] bf0_r, bf0_i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        \overline{b}f0 r <= 'b0;
        bf0 i <= 'b0;
        bf1 r <= 'b0;
        bf1 i <= 'b0;
    end else begin
        if(cnt o == 3) begin
            bf0 r <= (in0 r + in1 r) >> 1;
            bf0 i \le (in0 i + in1 i) >> 1:
            bf1_r \ll (in0_r - in1_r) >> 1;
            bf1 i \le (in0 i - in1 i) >> 1;
```

```
end
    end
end
reg
                [19:0] twid_lut;
wire
        signed
                [9:0]
                        cos = (cnt_t < 256) ? twid_lut[9:0] : twid_lut[19:10];
wire
        signed
                [9:0]
                        sin = (cnt_t < 256) ? twid_lut[19:10] : -twid_lut[9:0];
        signed [9:0]
                        twid r, twid i;
reg
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        twid r \le 'b0;
        twid i <= 'b0;
    end else begin
        if(cnt o == 3) begin
            twid r <= cos;
            twid i <= sin;
        end
   end
end
always@(*) begin
    case(cnt_t[7:0])
        0: twid lut = \{-10'd0, 10'd511\};
       1: twid_lut = \{-10'd3, 10'd511\};
        2: twid lut = \{-10'd6, 10'd511\};
        3: twid_lut = \{-10'd9, 10'd511\};
        252: twid lut = \{-10'd511,10'd13\};
        253: twid_lut = \{-10'd511, 10'd9\};
        254: twid_lut = \{-10'd511, 10'd6\};
        255: twid_lut = \{-10'd511, 10'd3\};
    endcase
end
wire signed [24:0] mul rr = bf1 r * twid r;
wire signed [24:0] mul ri = bf1 r * twid i;
wire signed [24:0] mul_ir = bf1_i * twid_r;
wire signed [24:0] mul_ii = bf1_i * twid_i;
reg signed [15:0]
                    bfmul r;
reg signed [15:0]
                   bfmul_i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        bfmul_r <= 'b0;
        bfmul i <= 'b0;
    end else begin
        if(cnt o == 4) begin
            bfmul r <= (mul rr - mul ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
   end
end
assign w data = (cnt o == 5) ? {bf0 i, bf0 r} : {bfmul i, bfmul r};
endmodule
```

Twiddle Factor Generation

```
#include <stdio.h>
```

```
#include <math.h>

#define N 1024

int main(void) {
    const float pi = acos(-1.0);
    int k, c, s;
    for(k=0;k<N/4;k++) {
        c = floor(cos(-2*pi*k/N)*511 + 0.5);
        s = floor(sin(-2*pi*k/N)*511 + 0.5);
        printf("\t\t\d: twid_lut = {-10'd\d,10'd\d};\n", k, -s, c);
    }
}</pre>
```

top1.v

```
module top fft;
reg
        clk, n_reset;
reg
        start;
wire
        ready;
initial begin
    $vcdplusfile("top fft.vpd");
    $vcdpluson(0, top_fft);
end
initial clk = 1'b0;
always #5 clk = ~clk;
import "DPI" function void init_fft();
import "DPI" function int unsigned get_input();
import "DPI" function int unsigned get_output();
int
        i;
reg [31:0] mem_data[0:1023];
reg [31:0] c_data;
inĭtial begin
    n_reset = 1'b1;
    s\overline{t}art = 1'b0;
    init fft();
    for(\overline{i}=0;i<1024;i++) begin
        mem_data[i] = get_input();
    end
    #3;
    n_reset = 1'b0;
    #20;
    n_reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    start = 1'b1;
    @(posedge clk);
    start = 1'b0;
    @(posedge ready);
    @(posedge clk);
    for(i=0;i<1024;i++) begin
        c_data = get_output();
        if(mem data[i] !== c data) begin
            $display("Error: mem_data[%d] = %8X, c_data = %8X"
                     , i, mem_data[i], c_data);
        end
    end
    @(posedge clk);
    @(posedge clk);
    $finish:
end
                cs, we;
wire
        [9:0]
                addr;
wire
wire
        [31:0] w_data;
        [31:0] r_data;
reg
fft i fft (
              .clk(clk)
            , .n_reset(n_reset)
            , .start(start)
            , ready(ready)
```

```
, .cs(cs)
, .we(we)
, .addr(addr)
, .w_data(w_data)
, .r_data(r_data)
);
always@(posedge clk) begin
   if(cs == 1'b1) begin
   if(we == 1'b1) mem_data[addr] <= w_data;
   else r_data <= mem_data[addr];
end
end
end
endmodule</pre>
```

fft_pipeline.v

```
module fft (
              input
                         clk
                         n reset
            , input
                                 i_strb
            , input
                         [31:0]
                                 i data
            , input
            , output
                                 o strb
            , output
                         [31:0]
                                 o_data
);
wire
                o_strb0;
        [31:0] o data0;
wire
wire
                o strb1;
        [31:0] o data1;
wire
wire
                o strb2;
wire
        [31:0]
                o data2;
wire
                o strb3;
wire
        [31:0]
                o data3;
wire
                o_strb4;
wire
        [31:0]
                o data4;
wire
                o strb5;
wire
        [31:0] o_data5;
wire
                o_strb6;
        [31:0]
wire
                o data6;
wire
                o_strb7;
        [31:0]
wire
                o data7;
wire
                o_strb8;
wire
        [31:0]
                o_data8;
wire
                o strb9;
        [31:0]
wire
                o_data9;
fft_pipe_stg0 i_stg0 (
              .clk(clk)
            , .n reset(n reset)
            , .i strb(i strb)
            , .i data(i data)
            , .o_strb(o_strb0)
            , .o_data(o_data0)
);
fft_pipe_stg1 i_stg1 (
              .clk(clk)
            , .n reset(n reset)
            , .i strb(o strb0)
            , .i_data(o_data0)
            , .o_strb(o_strb1)
            , .o_data(o_data1)
);
fft pipe stg2 i stg2 (
              .clk(clk)
            , .n reset(n reset)
            , .i_strb(o_strb1)
            , .i_data(o_data1)
            , .o_strb(o_strb2)
```

```
, .o_data(o_data2)
);
fft pipe stg3 i stg3 (
               .clk(clk)
             , .n_reset(n_reset)
             , .i_strb(o_strb2)
            , .i_data(o_data2)
            , .o_strb(o_strb3)
            , .o_data(o_data3)
);
fft_pipe_stg4 i_stg4 (
               .clk(clk)
             , .n_reset(n_reset)
            , .i_strb(o_strb3)
            , .i_data(o_data3)
            , .o_strb(o_strb4)
            , .o data(o data4)
);
|fft_pipe_stg5 i_stg5 (
               .clk(clk)
            , .n_reset(n_reset)
            , .i_strb(o_strb4)
            , .i_data(o_data4)
            , .o_strb(o_strb5)
            , .o_data(o_data5)
);
|fft_pipe_stg6 i_stg6 (
               .clk(clk)
             , .n_reset(n_reset)
             , .i strb(o strb5)
            , .i_data(o_data5)
            , .o_strb(o_strb6)
            , .o_data(o_data6)
);
fft_pipe_stg7 i_stg7 (
               .clk(clk)
            , .n_reset(n_reset)
             , .i_strb(o_strb6)
            , .i_data(o_data6)
            , .o_strb(o_strb7)
            , .o_data(o_data7)
);
fft pipe stg8 i stg8 (
               .clk(clk)
             , .n_reset(n_reset)
            , .i_strb(o_strb7)
            , .i_data(o_data7)
             , .o_strb(o_strb8)
             , .o_data(o_data8)
```

fft_pipe_stg0.v

```
module fft pipe stg0 (
              input
                        clk
            , input
                        n_reset
            , input
                                i strb
            , input
                         [31:0] i data
            , output
                                o strb
                        [31:0] o data
            , output
);
        [31:0] i_data_d;
reg
        [9:0] cnt_k; // counting input data
reg
        [2:0] cnt_o; // counting butterfly operation
reg
reg
                first_garbage;
wire
                last_o = (cnt_o == 4);
                last k = (cnt k == 1023);
wire
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        cnt_k <= 'b0;
        cnt_o <= 7;
        i data d <= 'b0;
        first_garbage <= 1'b1;</pre>
    end else begin
        if(i_strb == 1'b1) cnt_o <= 0;
        if(cnt_o < 5) cnt_o <= cnt_o+1;
        if(last o == 1'b1) begin
            cnt^{-}k \ll (last k == 1'b1) ? 'b0 : cnt k+1;
            if(cnt k == 511) first garbage <= 1'b0;</pre>
        end
        if(i strb == 1'b1) i data d <= i data;
    end
end
wire
                cs;
wire
                we;
reg
        [8:0]
                addr;
wire
        [31:0] r_data;
wire
        [31:0] w_data;
assign cs = (cnt o == 0) || (cnt o == 4);
assign we = (cnt o == 4);
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        if(last_o == 1'b1) addr <= addr + 1;
    end
end
        signed [16:0] in0 r, in0 i;
reg
wire
        signed [16:0] in1_r, in1_i;
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        in0 r \ll 'b0;
        in0^{-}i <= 'b0;
    end else begin
        if(cnt_o == 1) begin
```

```
in0 r <= {r data[15], r data[15:0]};
             in0 i \leftarrow {r data[31], r data[31:16]};
         end
    end
end
assign in1 r = \{i \text{ data d}[15], i \text{ data d}[15:0]\};
assign in1 i = \{i \text{ data d}[31], i \text{ data d}[31:16]\};
reg signed [15:0] bf0 r, bf0 i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        \overline{b}f0 r <= 'b0;
        bf0 i <= 'b0;
        bf1 r <= 'b0:
        bf1 i \le 'b0;
    end else begin
         if(cnt o == 2) begin
             bf0 r \le (in0 r + in1 r) >> 1;
             bf0 i \le (in0 i + in1 i) >> 1;
             bf1 r \le (in0 r - in1 r) >> 1;
             bf1 i <= (in0 i - in1 i) >> 1;
         end
    end
end
                  [19:0] twid lut;
reg
                 [9:0]
                          cos = (cnt_k[8:0] < 256) ? twid lut[9:0]
wire
         signed
                                                     : twid_lut[19:10];
wire
         signed
                 [9:0]
                          sin = (cnt_k[8:0] < 256) ? twid_lut[19:10]
                                                     : -twid lut[9:0];
         signed [9:0]
                          twid r, twid i;
reg
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        twid r <= 'b0:
         twid i <= 'b0;
    end else begin
        if(cnt o == 2) begin
             twid r <= cos;
             twid i <= sin;
        end
    end
end
always@(*) begin
    case(cnt k[7:0])
        0: twid_lut = \{-10'd0, 10'd511\};
        1: twid lut = \{-10'd3, 10'd511\};
        2: twid_lut = \{-10'd6, 10'd511\};
        3: twid lut = \{-10'd9, 10'd511\};
        252: twid lut = \{-10'd511, 10'd13\};
        253: twid lut = \{-10'd511.10'd9\}:
         254: twid lut = \{-10'd511, 10'd6\};
         255: twid_lut = \{-10'd511, 10'd3\};
    endcase
end
wire signed [24:0] mul_rr = bf1_r * twid_r;
wire signed [24:0] mul ri = bf1 r * twid i;
```

```
wire signed [24:0] mul ir = bf1 i * twid r;
wire signed [24:0] mul ii = bf1 i * twid i;
reg signed [15:0] bfmul r;
reg signed [15:0] bfmul i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        \overline{b}fmul r <= 'b0:
        bfmul i <= 'b0;
    end else begin
        if(cnt_o == 3) begin
            bfmul r <= (mul rr - mul ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
    end
end
assign w data = (cnt k < 512) ? i data d : {bfmul i, bfmul r};
assign o strb = (cnt o == 4) && (first garbage == 1'b0);
assign o data = (cnt k < 512) ? \{in0 i[15:0], in0 r[15:0]\}
                               : {bf0 i, bf0 r};
mem single #(
               .WD(32)
             , .DEPTH(512)
) i mem (
               .clk(clk)
             , .cs(cs)
            , .we(we)
            , .addr(addr)
            , .din(w_data)
            , .dout(r_data)
);
endmodule
```

fft_pipe_stq1.v

```
module fft pipe stg1 (
              input
                        clk
            , input
                        n reset
            , input
                                i strb
            , input
                         [31:0] i_data
                                o_strb
            , output
                        [31:0] o_data
            , output
);
        [31:0] i data d;
reg
reg
        [8:0]
                cnt_k; // counting input data
        [2:0]
                cnt o; // counting butterfly operation
reg
reg
                first_garbage;
                last_o = (cnt_o == 4);
wire
wire
                last k = (cnt k == 511);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        cnt k <= 'b0;
```

```
cnt o \leq 7;
        i_data_d <= 'b0;
        first garbage <= 1'b1;
    end else begin
        if(i strb == 1'b1) cnt o <= 0;
        if(cnt o < 5) cnt o <= cnt o+1;
        if(last o == 1'b1) begin
            cnt k \le (last k == 1'b1) ? 'b0 : cnt k+1;
            if(cnt k == 255) first garbage <= 1'b0;
        if(i strb == 1'b1) i data d <= i data;
    end
end
wire
                cs;
wire
                we;
reg
        [7:0]
                addr;
wire
        [31:0] r data;
wire
        [31:0] w data;
assign cs = (cnt_o == 0) || (cnt_o == 4);
assign we = (cnt_o == 4);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        if(last o == 1'b1) addr <= addr + 1;
    end
end
        signed [16:0] in0_r, in0_i;
reg
wire
        signed [16:0] in1_r, in1_i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        in0 r <= 'b0;
        in0 i <= 'b0;
    end else begin
        if(cnt o == 1) begin
            in0 r \leftarrow {r data[15], r data[15:0]};
            in0 i <= {r data[31], r data[31:16]};</pre>
        end
    end
end
assign in1 r = \{i \text{ data d}[15], i \text{ data d}[15:0]\};
assign in1_i = {i_data_d[31], i_data_d[31:16]};
reg signed [15:0] bf0 r, bf0 i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        bf0 r <= 'b0:
        bf0 i <= 'b0;
        bf1_r <= 'b0;
        bf1 i \le 'b0;
    end else begin
        if(cnt o == 2) begin
            bf0 r \le (in0 r + in1 r) >> 1;
            bf0 i \le (in0 i + in1 i) >> 1;
            bf1 r \le (in0 r - in1 r) >> 1;
            bf1_i <= (in0_i - in1_i) >> 1;
        end
```

```
end
end
                 [19:0] twid_lut;
reg
                         cos = (cnt k[7:0] < 128) ? twid lut[9:0]
wire
        signed [9:0]
                                                   : twid lut[19:10];
        signed [9:0]
                         sin = (cnt k[7:0] < 128) ? twid lut[19:10]
wire
                                                   : -twid lut[9:0]:
rea
        signed [9:0]
                         twid r, twid i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        twid r \le 'b0;
        twid i <= 'b0;
    end else begin
        if(cnt_o == 2) begin
            twid r <= cos;
            twid i <= sin;
        end
    end
end
always@(*) begin
    case(cnt k[6:0])
        0: twid lut = \{-10'd0, 10'd511\};
        1: twid lut = \{-10'd6, 10'd511\};
        2: twid lut = \{-10'd13, 10'd511\};
        3: twid lut = \{-10'd19, 10'd511\};
        124: twid lut = \{-10'd510, 10'd25\};
        125: twid lut = \{-10'd511, 10'd19\};
        126: twid lut = \{-10'd511, 10'd13\};
        127: twid lut = \{-10'd511, 10'd6\};
    endcase
end
wire signed [24:0] mul rr = bf1 r * twid r;
|wire signed [24:0]  mul ri = bf1 r * twid i;
wire signed [24:0] mul ir = bf1 i * twid r;
wire signed [24:0] mul ii = bf1 i * twid i:
reg signed [15:0] bfmul r;
reg signed [15:0] bfmul_i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        bfmul r <= 'b0;
        bfmuli <= 'b0;
    end else begin
        if(cnt_o == 3) begin
            bfmul r <= (mul rr - mul ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
    end
end
assign w_data = (cnt_k < 256) ? i_data_d : {bfmul_i, bfmul_r};</pre>
assign o strb = (cnt o == 4) && (first garbage == 1'b0);
assign o data = (cnt k < 256) ? \{in0 i[15:0], in0 r[15:0]\}
                               : {bf0 i, bf0 r};
|mem_single #(
```

fft_pipe_stg2.v

```
module fft_pipe_stg2 (
              input
                        clk
            , input
                        n_reset
            , input
                                 i_strb
                         [31:0] i_data
            , input
            , output
                                 o_strb
            , output
                         [31:0] o_data
);
        [31:0] i data d;
reg
                cnt_k; // counting input data
reg
        [7:0]
                cnt o; // counting butterfly operation
reg
        [2:0]
reg
                first garbage;
                last_o = (cnt_o == 4);
wire
wire
                last_k = (cnt_k == 255);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        cnt k <= 'b0;
        cnt o <= 7;
        i data d \ll 'b0;
        first garbage <= 1'b1;
    end else begin
        if(i strb == 1'b1) cnt o <= 0;
        if(cnt o < 5) cnt o <= cnt o+1;
        if(last o == 1'b1) begin
            cnt k \le (last k == 1'b1) ? 'b0 : cnt k+1;
            if(cnt k == 127) first garbage <= 1'b0;</pre>
        if(i strb == 1'b1) i data d <= i data;
    end
end
wire
                cs;
wire
                we;
reg
        [6:0]
                addr;
        [31:0] r data;
wire
        [31:0] w_data;
wire
assign cs = (cnt o == 0) \mid \mid (cnt o == 4);
assign we = (cnt o == 4);
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
```

```
addr <= 'b0:
    end else begin
        if(last o == 1'b1) addr \leftarrow addr + 1;
    end
end
reg
        signed [16:0] in0 r, in0 i;
        signed [16:0] in1 r, in1 i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        in0 r \le 'b0;
        in0 i <= 'b0;
    end else begin
        if(cnt_o == 1) begin
            in0_r <= {r_data[15], r_data[15:0]};
            in0_i \leftarrow \{r_{data[31]}, r_{data[31:16]}\};
        end
    end
end
assign in1 r = \{i \text{ data d}[15], i \text{ data d}[15:0]\};
assign in1_i = {i_data_d[31], i_data_d[31:16]};
reg signed [15:0] bf0 r, bf0 i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        bf0 r <= 'b0;
        bf0 i <= 'b0:
        bf1 r <= 'b0:
        bf1 i <= 'b0;
    end else begin
        if(cnt o == 2) begin
            bf0 r \le (in0 r + in1 r) >> 1;
            bf0 i \le (in0 i + in1 i) >> 1;
            bf1_r <= (in0_r - in1_r) >> 1;
            bf1_i <= (in0_i - in1_i) >> 1;
        end
    end
end
reg
                 [19:0] twid lut;
wire
        signed [9:0]
                        cos = (cnt k[6:0] < 64) ? twid lut[9:0]
                                                   : twid lut[19:10];
wire
        signed [9:0]
                         sin = (cnt k[6:0] < 64) ? twid lut[19:10]
                                                   : -twid_lut[9:0];
        signed [9:0]
                         twid_r, twid_i;
reg
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        \overline{t}wid r <= 'b0;
        twid i <= 'b0;
    end else begin
        if(cnt o == 2) begin
            twid r <= cos;
            twid i <= sin;
        end
    end
end
always@(*) begin
    case(cnt_k[5:0])
```

```
0: twid lut = \{-10'd0, 10'd511\};
        1: twid lut = \{-10'd13.10'd511\}:
        2: twid lut = \{-10'd25, 10'd510\};
        3: twid lut = \{-10'd38, 10'd510\};
        60: twid lut = \{-10'd509, 10'd50\};
        61: twid lut = \{-10'd510, 10'd38\};
        62: twid lut = \{-10'd510, 10'd25\};
        63: twid lut = \{-10'd511, 10'd13\};
    endcase
wire signed [24:0] mul rr = bf1 r * twid r;
wire signed [24:0] mul ri = bf1 r * twid i;
wire signed [24:0] mul ir = bf1 i * twid r;
wire signed [24:0] mul ii = bf1 i * twid i;
reg signed [15:0] bfmul r;
reg signed [15:0] bfmul i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        bfmul r <= 'b0;
        bfmul i <= 'b0;
    end else begin
        if(cnt_o == 3) begin
            bfmul_r <= (mul_rr - mul_ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
    end
end
assign w_data = (cnt_k < 128) ? i_data_d : {bfmul_i, bfmul_r};
assign o_strb = (cnt_o == 4) && (first_garbage == 1'b0);
assign o_data = (cnt_k < 128) ? \{in0_i[15:0], in0_r[15:0]\}
                               : {bf0_i, bf0_r};
mem single #(
               .WD(32)
            , .DEPTH(128)
) i mem (
              .clk(clk)
            , .cs(cs)
            , .we(we)
            , .addr(addr)
            , .din(w_data)
            , .dout(r data)
);
endmodule
```

fft_pipe_stg7.v

```
| );
         [31:0] i_data_d;
reg
         [2:0]
                 cnt k; // counting input data
reg
         [2:0]
                 cnt_o; // counting butterfly operation
reg
reg
                 first garbage;
wire
                 last o = (cnt o == 4);
                 last k = (cnt k == 7);
wire
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
         cnt k <= 'b0;
         cnt o \leq 7;
         i data d <= 'b0;
         first garbage <= 1'b1;
    end else begin
         if(i strb == 1'b1) cnt o <= 0;
         if(cnt o < 5) cnt o <= cnt o+1;
         if(last o == 1'b1) begin
             cnt k \le (last k == 1'b1) ? 'b0 : cnt k+1;
             if(cnt_k == 3) first_garbage <= 1'b0;</pre>
         if(i_strb == 1'b1) i_data_d <= i_data;</pre>
    end
end
wire
                 cs;
wire
                 we;
         [1:0]
                 addr:
reg
wire
         [31:0] r data;
wire
         [31:0] w data;
assign cs = (cnt o == 0) \mid \mid (cnt o == 4);
assign we = (cnt o == 4);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
         addr <= 'b0;
     end else begin
         if(last_o == 1'b1) addr <= addr + 1;
    end
end
         signed [16:0] in0 r, in0 i;
reg
         signed [16:0] in1 r, in1 i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
         in0 r \le 'b0;
         in0 i \le 'b0;
     end else begin
         if(cnt_o == 1) begin
             in0_r <= {r_data[15], r_data[15:0]};
             in0_i <= {r_data[31], r_data[31:16]};
         end
    end
assign in1 r = \{i \text{ data d}[15], i \text{ data d}[15:0]\};
assign in1_i = {i_data_d[31], i_data_d[31:16]};
reg signed [15:0] bf0_r, bf0_i;
```

```
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        \overline{b}f0 r <= 'b0;
        bf0_i <= 'b0;
        bf1 r <= 'b0;
        bf1_i <= 'b0;
    end else begin
        if(cnt o == 2) begin
            bf0_r \ll (in0_r + in1_r) >> 1;
            bf0_i \le (in0_i + in1_i) >> 1;
            bf1 r \le (in0 r - in1 r) >> 1;
            bf1 i \ll (in0 i - in1 i) >> 1;
        end
    end
end
                [19:0] twid lut;
reg
                [9:0]
                        cos = (cnt k[1:0] < 2) ? twid lut[9:0]
wire
        signed
                                                : twid lut[19:10]:
wire
        signed
                [9:0]
                        sin = (cnt_k[1:0] < 2) ? twid_lut[19:10]
                                                : -twid lut[9:0];
        signed [9:0]
                        twid_r, twid_i;
reg
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        twid r \le 'b0;
        twid i <= 'b0:
    end else begin
        if(cnt o == 2) begin
            twid r <= cos:
            twid i <= sin:
        end
    end
end
always@(*) begin
    case(cnt k[0])
       0: twid lut = \{-10'd0, 10'd511\};
       1: twid lut = \{-10'd361, 10'd361\};
    endcase
end
wire signed [24:0] mul rr = bf1 r * twid r;
wire signed [24:0] mul ri = bf1 r * twid i;
wire signed [24:0] mul ir = bf1 i * twid r;
wire signed [24:0] mul ii = bf1 i * twid i:
reg signed [15:0] bfmul r;
reg signed [15:0] bfmul i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        bfmul_r <= 'b0;
        bfmul i <= 'b0;
    end else begin
        if(cnt o == 3) begin
            bfmul r <= (mul rr - mul ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
   end
end
```

```
| assign w data = (cnt k < 4) ? i data d : {bfmul i, bfmul r};</pre>
assign o strb = (cnt o == 4) && (first garbage == 1'b0);
assign o data = (cnt k < 4) ? \{in0 i[15:0], in0 r[15:0]\}
                              : {bf0 i. bf0 r}:
mem single #(
               .WD(32)
             , .DEPTH(4)
) i mem (
               .clk(clk)
             , .cs(cs)
             , .we(we)
             , .addr(addr)
             , .din(w_data)
             , .dout(r_data)
);
endmodule
```

fft_pipe_stg8.v

```
module fft pipe stq8 (
                         clk
              input
            , input
                         n reset
                                 i strb
            , input
            , input
                         [31:0] i data
            , output
                                 o_strb
                         [31:0] o data
            , output
);
        [31:0] i data d:
rea
reg
        [1:0]
                cnt_k; // counting input data
                cnt o; // counting butterfly operation
rea
        [2:0]
reg
                first_garbage;
                last o = (cnt o == 4);
wire
                last k = (cnt k == 3);
wire
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        cnt k <= 'b0;
        cnt o \leq 7;
        i data d <= 'b0;
        first garbage <= 1'b1;
    end else begin
        if(i strb == 1'b1) cnt o <= 0;
        if(cnt o < 5) cnt o <= cnt o+1;
        if(last o == 1'b1) begin
            cnt_k <= (last_k == 1'b1) ? 'b0 : cnt_k+1;</pre>
            if(cnt k == 1) first garbage <= 1'b0;
        end
        if(i strb == 1'b1) i data d <= i data;
    end
end
wire
                cs;
wire
                we;
reg
                addr;
```

```
wire
         [31:0] r data;
        [31:0] w_data;
wire
assign cs = (cnt_o == 0) \mid \mid (cnt_o == 4);
assign we = (cnt o == 4):
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        if(last o == 1'b1) addr <= addr + 1;
    end
end
reg
        signed [16:0] in0_r, in0_i;
        signed [16:0] in1_r, in1_i;
wire
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        in0 r <= 'b0;
        in0^{-}i \ll b0;
    end else begin
        if(cnt o == 1) begin
            in0 r <= \{r \text{ data}[15], r \text{ data}[15:0]\};
            in0 i \leftarrow {r data[31], r data[31:16]};
        end
    end
end
assign in1_r = {i_data_d[15], i_data_d[15:0]};
assign in1_i = {i_data_d[31], i_data_d[31:16]};
reg signed [15:0] bf0 r, bf0 i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        bf0 r \le 'b0;
        bf0 i <= 'b0;
        bf1 r <= 'b0:
        bf1_i <= 'b0;
    end else begin
        if(cnt o == 2) begin
            bf0 r \leq (in0 r + in1 r) >> 1;
            bf0 i \le (in0 i + in1 i) >> 1;
            bf1 r \ll (in0 r - in1 r) >> 1;
            bf1 i <= (in0 i - in1 i) >> 1:
        end
    end
end
                 [19:0] twid lut:
reg
                         cos = (cnt_k[0] == 1'b0) ? 511 : 0;
wire
        signed
                 [9:0]
wire
        signed
                [9:0]
                         sin = (cnt k[0] == 1'b0) ? 0 : -511;
        signed [9:0]
                        twid_r, twid_i;
reg
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        twid r \le 'b0;
        twid i <= 'b0;
    end else begin
        if(cnt o == 2) begin
            twid r <= cos;
            twid i <= sin;
        end
```

```
end
end
wire signed [24:0] mul_rr = bf1_r * twid_r;
wire signed [24:0]
                    mul ri = bf1 r * twid i;
                    mul ir = bf1 i * twid r;
wire signed [24:0]
wire signed [24:0]
                    mul ii = bf1 i * twid i;
reg signed [15:0] bfmul r;
reg signed [15:0] bfmul i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        \overline{b}fmul r <= 'b0:
        bfmul i <= 'b0;
    end else begin
        if(cnt o == 3) begin
            bfmul r <= (mul rr - mul ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
    end
end
assign w_data = (cnt_k < 2) ? i_data_d : {bfmul_i, bfmul_r};</pre>
assign o strb = (cnt o == 4) && (first garbage == 1'b0);
assign o data = (cnt k < 2) ? {in0 i[15:0], in0 r[15:0]}
                             : {bf0 i, bf0 r};
mem single #(
               .WD(32)
            , .DEPTH(2)
) i mem (
              .clk(clk)
             , .cs(cs)
             , .we(we)
             , .addr(addr)
            , .din(w_data)
             , .dout(r_data)
);
endmodule
```

fft_pipe_stg9.v

```
module fft_pipe_stg9 (
              input
                         clk
             , input
                         n reset
            , input
                                 i strb
            , input
                         [31:0] i data
            , output
                                 o strb
            , output
                         [31:0] o data
);
        [31:0] i_data_d;
reg
reg
        [0:0]
                cnt_k; // counting input data
                cnt o; // counting butterfly operation
reg
        [2:0]
                first_garbage;
reg
|wire
                last_o = (cnt_o == 4);
```

```
wire
                 last k = (cnt k == 1):
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        cnt k <= 'b0;
        cnt o <= 7;
        i data d \leq 'b0;
        first garbage <= 1'b1;
    end else begin
        if(i strb == 1'b1) cnt o <= 0;
        if(cnt o < 5) cnt_o <= cnt_o+1;
        if(last o == 1'b1) begin
            cnt k \le (last k = 1'b1) ? 'b0 : cnt k+1:
            first garbage <= 1'b0;
        if(i strb == 1'b1) i data d <= i data;
    end
end
wire
                 cs;
wire
                 we:
reg
                 addr:
wire
        [31:0] r data;
wire
        [31:0] w_data;
assign cs = (cnt o == 0) \mid \mid (cnt o == 4);
assign we = (cnt o == 4);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        if(last o == 1'b1) addr <= addr + 1;
    end
end
        signed [16:0] in0_r, in0_i;
        signed [16:0] in1_r, in1_i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        in0 r <= 'b0;
        in0 i \le 'b0:
    end else begin
        if(cnt o == 1) begin
            in0_r <= {r_data[15], r_data[15:0]};
            in0 i \leftarrow {r data[31], r data[31:16]};
    end
assign in1_r = {i_data_d[15], i_data_d[15:0]};
assign in1 i = \{i \text{ data d}[31], i \text{ data d}[31:16]\};
reg signed [15:0] bf0 r, bf0 i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        bf0 r \le 'b0;
        bf0 i <= 'b0;
        bf1 r <= 'b0;
        bf1 i <= 'b0;
    end else begin
        if(cnt o == 2) begin
```

```
bf0 r \le (in0 r + in1 r) >> 1;
            bf0 i \le (in0 i + in1 i) >> 1:
            bf1 r \le (in0 r - in1 r) >> 1;
            bf1 i <= (in0 i - in1 i) >> 1;
        end
    end
end
                [19:0] twid lut;
reg
wire
        signed [9:0]
                        cos = 511;
wire
        signed [9:0]
                        sin = 0;
        signed [9:0]
                        twid r, twid i;
reg
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        twid r \le 'b0;
        twid i <= 'b0:
    end else begin
        if(cnt o == 2) begin
            twid r <= cos;
            twid_i <= sin;
        end
    end
end
wire signed [24:0] mul_rr = bf1_r * twid_r;
wire signed [24:0]
                   mul ri = bf1 r * twid i;
wire signed [24:0] mul ir = bf1 i * twid r;
wire signed [24:0]
                   mul ii = bf1_i * twid_i;
reg signed [15:0] bfmul r;
rea signed [15:0] bfmul i:
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        bfmul r <= 'b0:
        bfmul i <= 'b0;
    end else begin
        if(cnt o == 3) begin
            bfmul r <= (mul rr - mul ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
    end
assign w data = (cnt k < 1) ? i data d : \{bfmul i, bfmul r\};
assign o strb = (cnt o == 4) && (first garbage == 1'b0);
assign o_data = (cnt_k < 1) ? \{in0_i[15:0], in0_r[15:0]\}
                            : {bf0 i, bf0 r};
reg [31:0] mem data;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        mem data <= 'b0;
    end else begin
        if((cs == 1'b1) \&\& (we == 1'b1)) begin
            mem data <= w data;
        end
    end
end
assign r_data = mem_data;
```

endmodule

top3.v - Strobed Input

```
module top fft;
reg
                clk, n_reset;
reg
                i_strb;
        [31:0] i_data;
reg
wire
                o_strb;
wire
        [31:0] o_data;
initial begin
    $vcdplusfile("top_fft.vpd");
    $vcdpluson(0, top_fft);
end
initial clk = 1'b0;
always #5 clk = ~clk;
import "DPI" function void init_fft();
import "DPI" function int unsigned get_input();
import "DPI" function int unsigned get_output();
        i;
initial begin
    n reset = 1'b1;
    i strb = 1'b0;
    i_data = 'bx;
    init fft();
    #3;
    n_reset = 1'b0;
    #20;
    n reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    repeat(2) begin
        for(i=0;i<1024;i++) begin
            #1;
            i_strb = 1'b1;
            i data = get input();
            @(posedge clk);
            #1;
            i strb = 1'b0;
            i_data = 'bx;
            repeat(5) @(posedge clk);
        end
    end
    @(posedge clk);
    @(posedge clk);
    @(posedge clk);
    $finish;
end
fft i fft (
              .clk(clk)
            , .n_reset(n_reset)
            , .i_strb(i_strb)
            , .i_data(i_data)
            , .o_strb(o_strb)
            , .o_data(o_data)
);
int j;
```

fft_pipeline.v - Generate

```
module fft (
              input
                        clk
            , input
                        n_reset
                                i_strb
            , input
                        [31:0] i_data
            , input
            , output
                                o_strb
            , output
                        [31:0] o_data
);
wire
        [9:0]
                    i strbs;
wire
        [9:0][31:0] i datas;
wire
        [9:0]
                    o_strbs;
wire
        [9:0][31:0] o datas;
genvar i;
for(i=0;i<10;i++) begin
    if(i==0) begin
        assign i strbs[i] = i strb;
        assign i datas[i] = i data;
    end else begin
        assign i_strbs[i] = o_strbs[i-1];
        assign i datas[i] = o datas[i-1];
    end
    fft pipe stg param #(
                  .N(1024/(2**i))
        ) i_stg (
                  .clk(clk)
                , .n_reset(n_reset)
                , .i_strb(i_strbs[i])
                , .i_data(i_datas[i])
                , .o_strb(o_strbs[i])
                , .o_data(o_datas[i])
        );
end
assign o strb = o strbs[9];
assign o data = o datas[9];
endmodule
```

fft_pipe_stg.v - Parameterized

```
module fft pipe stg param #(
              N = 1024
) (
                        clk
              input
                        n reset
            , input
            , input
                                 i_strb
                         [31:0] i data
            , input
            , output
                                 o strb
            , output
                         [31:0] o data
);
localparam W K = \$clog2(N);
        [31:0]
                    i data d:
                   cnt k; // counting input data
        [W K-1:0]
rea
                    cnt_o; // counting butterfly operation
reg
        [2:0]
                    first garbage;
reg
wire
                last o = (cnt \ o == 4);
                last k = (cnt k == N-1);
wire
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        cnt k <= 'b0:
        cnt o <= 7;
        i data d <= 'b0;
        first_garbage <= 1'b1;
    end else begin
        if(i strb == 1'b1) cnt o <= 0;
        if(cnt o < 5) cnt_o <= cnt_o+1;
        if(last o == 1'b1) begin
            cnt_k <= (last_k == 1'b1) ? 'b0 : cnt_k+1;</pre>
            if((N==1) \mid \mid (cnt k == N/2-1)) first garbage <= 1'b0;
        if(i_strb == 1'b1) i_data_d <= i_data;</pre>
    end
end
wire
                    cs;
wire
                    we:
reg
        [W K-1:0]
                    addr; // W K-2 is right.
wire
        [31:0]
                    r data;
wire
        [31:0]
                    w data;
assign cs = (cnt o == 0) \mid \mid (cnt o == 4);
assign we = (cnt o == 4);
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        if(last o == 1'b1) addr <= addr + 1;
    end
end
        signed [16:0] in0_r, in0_i;
reg
       signed [16:0] in1 r, in1 i;
always@(posedge clk or negedge n reset) begin
    if(n_reset == 1'b0) begin
        in0 r \le 'b0;
        in0 i <= 'b0;
```

```
end else begin
        if(cnt o == 1) begin
            in0_r <= {r_data[15], r_data[15:0]};
            in0 i \leftarrow {r data[31], r data[31:16]};
        end
    end
end
assign in1_r = {i_data_d[15], i_data_d[15:0]};
assign in1_i = {i_data_d[31], i_data_d[31:16]};
reg signed [15:0] bf0 r, bf0 i;
reg signed [15:0] bf1 r, bf1 i;
always@(posedge clk or negedge n_reset) begin
    if(n reset == 1'b0) begin
        \bar{b} f0 r <= 'b0:
        bf0 i <= 'b0;
        bf1 r <= 'b0;
        bf1 i <= 'b0:
    end else begin
        if(cnt o == 2) begin
            bf0 r <= (in0 r + in1 r) >> 1;
            bf0 i \le (in0 i + in1 i) >> 1:
            bf1 r \ll (in0 r - in1 r) >> 1;
            bf1i \ll (in0i - in1i) >> 1;
        end
    end
end
                 [19:0] twid_lut;
reg
wire
        signed [9:0]
                        cos;
wire
        signed [9:0]
                        sin;
                [7:0]
                        lut idx;
wire
if(N>4) begin
    assign cos = (cnt k[W K-2:0] < N/4)? twid lut[9:0]: twid lut[19:10];
    assign sin = (cnt k[W K-2:0] < N/4)? twid lut[19:10] : -twid lut[9:0];
    assign lut idx = cnt k[W K-3:0] \ll (10-W K);
end else if (N==4) begin
    assign cos = (cnt k[0] == 1'b0) ? 511 : 0;
    assign \sin = (\cot k[0] == 1'b0) ? 0 : -511;
    assign lut idx = 0;
end else if (N==2) begin
    assign cos = 511;
    assign sin = 0;
    assign lut_idx = 0;
        signed [9:0] twid r, twid i;
reg
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        twid r \le 'b0:
        twid i <= 'b0;
    end else begin
        if(cnt_o == 2) begin
            twid r <= cos;
            twid i <= sin;
        end
    end
end
always@(*) begin
    case(lut idx)
```

```
0: twid lut = \{-10'd0, 10'd511\};
        1: twid lut = \{-10'd3, 10'd511\};
        2: twid lut = \{-10'd6, 10'd511\};
        3: twid lut = \{-10'd9, 10'd511\};
        252: twid lut = \{-10'd511, 10'd13\};
        253: twid lut = \{-10'd511,10'd9\};
        254: twid lut = \{-10'd511, 10'd6\};
        255: twid lut = \{-10'd511, 10'd3\};
    endcase
wire signed [24:0] mul rr = bf1 r * twid r;
wire signed [24:0] mul_ri = bf1_r * twid_i;
wire signed [24:0] mul ir = bf1 i * twid r;
wire signed [24:0] mul ii = bf1 i * twid i;
reg signed [15:0] bfmul r;
reg signed [15:0] bfmul i;
always@(posedge clk or negedge n reset) begin
    if(n reset == 1'b0) begin
        \overline{b}fmul r <= 'b0;
        bfmul i <= 'b0;
    end else begin
        if(cnt_o == 3) begin
            bfmul_r <= (mul_rr - mul_ii) >> 9;
            bfmul i <= (mul ri + mul ir) >> 9;
        end
    end
end
assign w_data = (cnt_k < N/2) ? i_data_d : {bfmul_i, bfmul_r};</pre>
assign o_strb = (cnt_o == 4) && (first_garbage == 1'b0);
assign o_data = (cnt_k < N/2) ? \{in0_i[15:0], in0_r[15:0]\}
                               : {bf0_i, bf0_r};
if(N>16) begin
    mem single #(
                   .WD(32)
                , .DEPTH(N/2)
    ) i mem (
                   .clk(clk)
                , .cs(cs)
                , .we(we)
                , .addr(addr[W_K-2:0])
                , .din(w data)
                , .dout(r data)
    );
end else if(N>2) begin
    reg [N/2-1:0][31:0]
                             mem data;
    int i;
    always@(posedge clk or negedge n_reset) begin
        if(n reset == 1'b0) begin
            for(i=0;i<N/2;i++) mem_data[i] <= 'b0;
        end else begin
            if((cs == 1'b1) \&\& (we == 1'b1)) begin
                 mem_data[addr[W_K-2:0]] <= w_data;</pre>
            end
        end
    end
    assign r_data = mem_data[addr[W_K-2:0]];
```