


# Lecture 2. 2D Filter




# OOO Outline

- Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- Throughput Optimization
- Direct Programming Interface
- Reusable Design

# OOO Convolution on Image OO

▶ 영상은 2차원 데이터, 그러므로 합성곱도 2차원으로 수행




Hyeong-Ju Kang

3

# Convolution on Image


000

▶ 영상은 2차원 데이터, 그러므로 합성곱도 2차원으로 수행



# OOO Convolution on Image OOO

▶ 영상은 2차원 데이터, 그러므로 합성곱도 2차원으로 수행




Hyeong-Ju Kang

5

# OOO Convolution on Image OC


▶ 영상은 2차원 데이터, 그러므로 합성곱도 2차원으로 수행



# OOO Convolution on Image OOO



▶ 영상은 2차원 데이터, 그러므로 합성곱도 2차원으 로 수행



Hyeong-Ju Kang

# 000

# Image Filters

Low Pass Filter Example

1/9	1/9	1/9
1/9	1/9	1/9
1/9	1/9	1/9

1/16	1/8	1/16
1/8	1/4	1/8
1/16	1/8	1/16

# Image Filters

000

▶ Low Pass Filter Example







Hyeong-Ju Kang

000

Image Filters

Low Pass Filter Example





(

Image Filters

000

▶ High Pass Filter Example

Laplacian

	•	
0	-1	0
-1	4	-1
0	-1	0

Prewitt Kernels




Sobel Kernels

-1	-2	-1
0	0	0
1	2	1

-1	0	1
-2	0	2
-1	0	1

0	1	2
-1	0	1
-2	-1	0





Hyeong-Ju Kang

1

000

Image Filters



▶ High Pass Filter Example








# Color Image

000

- ▶ Color image: R, G, B channels
  - Use the same kernel for all the channels
  - Or use different kernels



Hyeong-Ju Kang


13

## 000

# 데이터 개수

000

▶ 데이터 개수 감소



- ▶ N개 데이터 → N-K+1개 데이터
- ▶ 피하고 싶다면
  - Padding
    0 x[0] x[1] x[2] x[3] x[4] x[5] x[6]
    0
  - Copying x[0] x[0] x[1] x[2] x[3] x[4] x[5] x[6]
  - Wrapping x[6] x[0] x[1] x[2] x[3] x[4] x[5] x[6] x[0]

#### Outline

000

- Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- ▶ Throughput Optimization
- Direct Programming Interface
- ▶ Reusable Design

Hyeong-Ju Kang

15

000

Image Data

000

- Gray image
  - ▶ 하나의 픽셀은 주로 8bit의 데이터(o~255)로 표현됨 → unsigned char 자료형
  - ▶ 이미지는 2차원 **→** 2차원 배열

unsigned char img[256][256];

- Color image
  - ▶ 하나의 픽셀이 3개(R, G, B)의 8bit 데이터로 구성됨


unsigned char img[256][256][3];
unsigned char img[3][256][256];

#### O O O Filter Coefficient

▶ 3x3 filter

int h[3][3];

signed (8,7)



Hyeong-Ju Kang

000

C언어 구현

▶ Filter 자체를 구현한 코드

```
void filter2d(unsigned char in_img[][], unsigned char out_img[][]) {
   int
          h[3][3] = { ... };
                                                    ----→ 입력 이미지: 2차원 배열
   for(int i=0;i<256;i++) {</pre>
                                                           결과 이미지: 2차원 배열
      for(int j=0;j<256;j++) {
                sum = 0;
                                                                  >⊗ h[0][0]
          sum += in_img[i-1][j-1] * h[0][0];
                                                                  >⊗ h[0][1]
          sum += in_img[i-1][j ] * h[0][1];
                                                                  >⊗ h[0][2]
          sum += in_img[i-1][j+1] * h[0][2];
                                                                  >⊗ h[1][0]
          sum += in_img[i ][j-1] * h[1][0];
          sum += in_img[i ][j ] * h[1][1];
                                                                             \oplus
                                                                  →⊗ h[1][1]
          sum += in_img[i ][j+1] * h[1][2];
                                                                  >⊗ h[1][2]
          sum += in_img[i+1][j-1] * h[2][0];
                                                                  >⊗ h[2][0]
          sum += in_img[i+1][j ] * h[2][1];
                                                                  →⊗ h[2][1]
          sum += in_img[i+1][j+1] * h[2][2];
                                                                  →⊗ h[2][2] ·
          out_img[i][j] = sum;
   }
}
```

# 입출력 배열

000

▶ 2차원 배열 매개변수?

void filter2d(unsigned char in\_img[][], unsigned char out\_img[][]) {

▶ C언어 문법상 첫번째 크기만 비울 수 있음

```
...(unsigned char in_img[256][256], unsigned char out_img[256][256]) {
...(unsigned char in_img[][256], unsigned char out_img[][256]) {
```

▶ 처리할 수 있는 이미지의 가로 크기가 고정됨

Hyeong-Ju Kang

10

#### 000


# 입출력 배열

000

▶ 보통 1차원 배열 매개 변수 사용

void filter2d(unsigned char in\_img[], unsigned char out\_img[]) {

- ▶ 2차원 배열 index를 1차원 배열 index로 변환필요
  - ▶ 실제 메모리에서는 2차원 배열을 1차원적으로 배치



▶ Filter 자체를 구현한 코드

```
void filter2d(unsigned char in_img[], unsigned char out_img[],
         int height, int width) {
                                                 ----> 입력 이미지: 1차원 배열
         h[3][3] = { ... };
                                                         결과 이미지: 1차원 배열
   for(int i=0;i<height;i++) {</pre>
      for(int j=0;j<width;j++) {</pre>
         intsum = 0;
         sum += in_img[(i-1)*width+j-1] * h[0][0];
         sum += in_img[(i-1)*width+j ] * h[0][1];
         sum += in_img[(i-1)*width+j+1] * h[0][2];
         sum += in_img[(i )*width+j-1] * h[1][0];
                                                        index 변환
         sum += in_img[(i )*width+j ] * h[1][1];
         sum += in_img[(i )*width+j+1] * h[1][2];
         sum += in_img[(i+1)*width+j-1] * h[2][0];
         sum += in_img[(i+1)*width+j ] * h[2][1];
         sum += in_img[(i+1)*width+j+1] * h[2][2];
         out_img[i*width+j] = sum;
      }
   }
```

Hyeong-Ju Kang

21

# O O O Fixed-Point Operation

- Precision
  - image pixel: unsigned (8,0)
  - coefficient: signed(8,7)
  - multiplication result: (16,7)
  - after sum: (20, 7)
- ▶ The filter coefficients are usually generated so that the result values are also 0~255.

```
rounding

sum = (sum + (1<<6)) >> 7;

if(sum < 0) out_img[i*width+j] = 0;
else if(sum > 255) out_img[i*width+j] = 255;
else out_img[i*width+j] = sum;
```

```
void filter2d(unsigned char in_img[], unsigned char out_img[],
          int height, int width) {
          h[3][3] = { ... };
   for(int i=0;i<height;i++) {</pre>
      for(int j=0;j<width;j++) {_i가 0이면? <u>i가 0</u>이면?
          intsum = 0;
          sum += in_img[(i-1)*width+j-1]** h[0][0];
          sum += in img((i-1)^*width+j^* | * h[0][1];
          sum += in_img[(i-1)*width+j+1] * h[0][2];
                                                               copving
          sum += in_img[(i )*width+j-1] * h[1][0];
                                                               padding
          sum += in_img[(i )*width+j ] * h[1][1];
          sum += in_img[(i )*width+j+1] * h[1][2];
                                                               wrapping
          sum += in_{img}[(i+1)*width+j-1] * h[2][0];
          sum += in_img[(i+1)*width+j ] * h[2][1];
          sum += in_img[(i+1)*width+j+1] * h[2][2];
          sum = (sum + (1 << 6)) >> 7;
          if(sum < 0) out_img[i*width+j] \stackrel{>}{=} 0;
          else if(sum > 255) but_img[i*width+j] = 255;
          else out_img[i*width+j] = sum;
      }
                             i가 height-1이면? j가 width-1이면?
```

Hyeong-Ju Kang

23

#### 000

# **Padding**

```
void filter2d(unsigned char in_img[], unsigned char out_img[],
          int height, int width) {
          h[3][3] = { ... };
   int
                                             원래는 범위를 벗어나면 0을 곱해야 하지만
   for(int i=0;i<height;i++) {</pre>
                                        ---> 누적을 안 하는 것으로 대체
      for(int j=0;j<width;j++) {</pre>
          intsum = 0;
          if(i>0 && j>0)
                                        sum += in_img[(i-1)*width+j-1]*h[0][0];
          if(i>0)
                                        sum += in_img[(i-1)*width+j ]*h[0][1];
          if(i>0 && j<width-1)
                                        sum += in_img[(i-1)*width+j+1]*h[0][2];
          if(j>0)
                                        sum += in_img[(i )*width+j-1]*h[1][0];
                                        sum += in_img[(i )*width+j ]*h[1][1];
          if(j<width-1)</pre>
                                        sum += in_img[(i )*width+j+1]*h[1][2];
          if(i<height-1 && j>0)
                                        sum += in_img[(i+1)*width+j-1]*h[2][0];
          if(i<height-1)</pre>
                                        sum += in_img[(i+1)*width+j ]*h[2][1];
                                        sum += in img[(i+1)*width+j+1]*h[2][2];
          if(i<height-1 && j<width-1)</pre>
          sum = (sum + (1 << 6)) >> 7;
          if(sum < 0) out_img[i*width+j] = 0;</pre>
          else if(sum > 255) out_img[i*width+j] = 255;
          else out_img[i*width+j] = sum;
      }
```

▶ Filter의 입출력을 담당하는 코드

```
int main(void) {
             *inf, *outf;
   FILE
   unsigned char
                   in_img[256*256];
   unsigned char
                   out img[256*256];
   inf = fopen("img_in.txt", "r");
   outf = fopen("img_out.txt", "w");
   for(int i;i<256*256;i++) {
      fscanf(inf, "%d,", in_img+i);
   filter2d(in_img, out_img, 256, 256);
   for(int i;i<256*256;i++) {
      fprintf(outf, "%d ", out_img[i]);
      if(i%256 == 255) fprintf(outf, "\n");
   fclose(inf);
   fclose(outf);
```

Hyeong-Ju Kang

25

# ○○○ 입력 파일 생성과 결과 확인 ○○○

이미지 파일을 읽어서 크기를 조절한 뒤 텍스트로 저장

필터 처리된 출력 텍스트 파일을 읽어서 이미지로 보여 주기

```
img = uint8(importdata('img_out.txt'));
imshow(img);
```

#### Outline

000

- Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- ▶ Throughput Optimization
- Direct Programming Interface
- ▶ Reusable Design

Hyeong-Ju Kang

27

#### 000

기본 구상

000

- ▶ 각 출력 pixel을 계산
  - x: 0~255, y: 0~255 → counting


y X 0 1 ... 254 X

 $\times \hspace{0.4cm} \hspace{0.4cm$ 


- ▶ 한 pixel 안에서는?
  - ▶ 이미지 데이터는 메모리에 저장되어 있음 → 9번의 메 모리 read → 9 cycle
  - ▶ 9번의 곱셈 및 합 구하기 → 곱셈기를 9개 사용하면 한 cycle에 가능
  - ▶ 결과를 메모리에 저장 → 1 번의 메모리 write → 1 cycle

# OOO Memory (SRAM) Interface OOO

SRAM ports



▶ SRAM i/f timing




Hyeong-Ju Kang

29

# OOO Timing Diagram


000

Timing diagram of a pixel



▶ 13 cycles per pixel


# 阿巴子川包武8州七平人



Hyeong-Ju Kang

# **Timing Diagram**

Timing diagram of a pixel




▶ 13 cycles per pixel

- 9 multipliers do nothing for 12 cycles.
- Let's use just one multiplier.
  - operator vs cycle time trade-off

# **Timing Diagram**

000

Timing diagram of a pixel



- ▶ 13 cycles per pixel
- ▶ Let's use just one multiplier.
  - operator vs cycle time trade-off
  - ▶ The multiplier does something for 9 cycles.


Hyeong-Ju Kang

33

#### 000

# **Block Diagram**






multiplication and addition → MAC (multiplication and accumulation) block

# Block Diagram






Hyeong-Ju Kang

35

# OOO Timing Diagram

000


Timing diagram of a pixel



▶ 12 cycles per pixel

#### O O O Architecture & Interface


- 000
- Input image is assumed to be stored in an image buffer.
  - Who store an input image in the buffer?
  - ▶ After an image is stored, the start signal is asserted.
  - When the filter operation finishes, the finish signal is asserted.




Hyeong-Ju Kang

37

# O O O start, finish, processing signal O O O





# Verilog Code

```
000
```

```
module filter2d (
             input
                           clk,
             input
                           n_reset,
             input
                           start,
                                        start & finish
             output reg
                           finish,
             output
                           cs,
             output
                           we,
                                        memory interface
             output [15:0] addr,
             output [7:0] din,
             input [7:0] dout,
                           h_write,
                                        coefficient write
             input [3:0] h_idx,
             input [7:0] h data
);
reg
          on_proc; --> 1 during the process
reg[3:0] cnt;
                       counting signals
reg[7:0] cnt_x;
reg[7:0] cnt_y;
```

30

#### 000

# Verilog Code

Hyeong-Ju Kang

```
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
       on_proc <= 1'b0;
       cnt <= 0;
       cnt_x <= 0;
                          if start, turn on on_proc
       cnt y <= 0;
                          after the last cycle of the last pixel, turn off on_proc
       finish <= 1'b0;
    end else begin
       if(start == 1'b1) on_proc <= 1'b1;
       else if((cnt == ^11)&&(cnt_x == ^255)&&(cnt_y == ^255)) on_proc <= ^1'b0;
              \quad \text{if(}_{\text{start}}
           on_prod
                        0
            end
                                   255
                   254
       fin
                                                         255));
                             255
    end
           finish
end
```

# Verilog Code

000

```
always@(posedge clk or negedge n_reset) begin
 clk
                                           х0
  Х
 cnt
                   0
                                              1
                                                            254
 У
                                                X 255 ...
                                                           \chi 255 \chi
                                                                                 X 255
        if(on_proc == 1'b1) begin--->during the process
           cnt \leftarrow (cnt == 11) ? 0 : cnt+1;---> 12 cycles in a pixel
           if(cnt == 11) begin
               cnt_x <= (cnt_x == 255) ? 0 : cnt_x+1;
               if(cnt_x == 255) begin
                  cnt_y <= (cnt_y == 255) ? 0 : cnt_y+1;  pixel counting</pre>
               end
           end
        end
        finish <= ((cnt == 11) && (cnt_x == 255) && (cnt_y == 255));
    end
end
                                     Hyeong-Ju Kang
```

### 000


# Verilog Code



```
always@(posedge clk or negedge n_reset) begin
     if(n_reset == 1'b0) begin
        on_proc <= 1'b0;
         cnt <= 0;
         cnt_x <= 0;
         cnt y \le 0;
         finish <= 1'b0;
     end else begin
    clk
   on proc
                  254
                                              255
     Х
                                  255
     У
   finish
                end
            end
                      _after the last cycle of the last pixel, assert finish
         finish <= ((cnt == 11) && (cnt_x == 255) && (cnt_y == 255));
     end
end
```

# Verilog Code

```
mem_rd = (cnt >= 0) && (cnt <= 8) && (on_proc == 1'b1);
wire
reg
      [15:0] rd_addr;
                                               --->memory read when cnt=0~8
always@(*) begin
   case(cnt)
      4'd0: rd_addr = (cnt_y-1)*256 + cnt_x-1;
      4'd1: rd_addr = (cnt_y-1)*256 + cnt_x;
      4'd2: rd_addr = (cnt_y-1)*256 + cnt_x+1;
      4'd3: rd_addr = (cnt_y )*256 + cnt_x-1;
      4'd4: rd_addr = (cnt_y )*256 + cnt_x;
      4'd5: rd_addr = (cnt_y )*256 + cnt_x+1;
      4'd6: rd_addr = (cnt_y+1)*256 + cnt_x-1;
      4'd7: rd_addr = (cnt_y+1)*256 + cnt_x;
      4'd8: rd_addr = (cnt_y+1)*256 + cnt_x+1;
      default: rd_addr = 'bx;
   endcase
end
  clk
                                       x0
                                                                       x0+1
  Х
                                        6
                                                            10
                                                                      R0
                                                                           R1
  cnt
                  R2
                        R3
                                       R6 )
                                                                           R1 :
mem
                                 Hyeong-Ju Kang
```




# Verilog Code

000

```
reg signed [7:0] h[0:8];
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       h[0] <= 8'h08;
                                                h[0][0] h[0][1] h[0][2] ... h[2][2]
   end else begin
       if(h_write == 1'b1) begin
          h[h idx] <= h data;
                                              dout
       end
   end
end
                                         memory
wire signed [7:0] coeff = h[cnt-2];
wire signed [15:0] mul = pd * h;
reg signed [19:0] acc;
wire signed [19:0] acc_in = (cnt == 1) ? 0 : mul + acc;
                              ace rst
```

Hyeong-Ju Kang



```
acc_en;
always@(*) begin
   acc_en = 1'b0;
   case(cnt)
      4'd 1: acc_en = 1'b1;
      4'd 2: if((cnt_y >
                            0) && (cnt_x >
                                              0)) acc_en = 1'b1;
      4'd 3: if((cnt_y >
                            0)
                                                ) acc_en = 1'b1;
      4'd 4: if((cnt_y >
                            0) && (cnt_x < 255)) acc_en = 1'b1;
      4'd 5: if( cnt_x >
                                 acc_en = 1'b1;
      4'd 6:
                                 acc_en = 1'b1;
      4'd 7: if( cnt_x < 255)
                                 acc_en = 1'b1;
      4'd 8: if((cnt_y < 255) && (cnt_x >
                                              0)) acc_en = 1'b1;
      4'd 9: if((cnt_y < 255)
                                                ) acc en = 1'b1;
      4'd10: if((cnt_y < 255) \&\& (cnt_x < 255)) acc_en = 1'b1;
      default: acc_en = 1'b0;
   endcase
end
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      acc <= 'b0;
   end else begin
      if(acc_en == 1'b1) acc <= acc_in;</pre>
   end
end
                                  Hyeong-Ju Kang
                                                                             47
```

# Verilog Code

```
wire
      [19:0] pd_rnd_1 = acc + (1<<6);
wire
      [12:0] pd_rnd = pd_rnd_1[19:7];
      [7:0] pd_out = (pd_rnd < 0) ? 0 :
wire
                                                rounding & saturation
                     (pd_rnd > 255) ? 255 :
                     pd_rnd[7:0];
assign
             din = pd out;
              sum = (sum + (1 << 6)) >> 7;
              if(sum < 0) out_img[i*width+j] = 0;</pre>
              else if(sum > 255) out_img[i*width+j] = 255;
              else out_img[i*width+j] = sum;
                                                                  Input
                                                                  Image
wire
             mem_wr = (cnt == 11);
                                                                           65535
wire
      [16:0] wr_addr = cnt_y * 256 + cnt_x + 256*256;
                                                                          65536
                                              memory write
                                                                 Output
assign cs = mem_rd | mem_wr;
                                                                  Image
assign we = mem_wr;
assign addr = (mem_rd == 1'b1) ? rd_addr : wr_addr;
                                                                           131071
endmodule
```

```
module top_filter_2d;
       clk, n_reset;
reg
       start;
reg
wire finish;
initial clk = 1'b0;
always #5 clk = ~clk;
initial begin
   n_reset = 1'b1;
   n_reset = 1'b1;
$readmemh("../c/img_in.dat", i_buf.data);-->
memory
To store image data on
memory
   n_reset = 1'b0;
   #20;
   n_reset = 1'b1;
   @(posedge clk);
   @(posedge clk);
   @(posedge clk);
                     --> start 신호
   start = 1'b1;
   @(posedge clk);
   start = 1'b0;
end
```

Hyeong-Ju Kang

49

#### 000

#### Testbench

```
wire cs, we;
wire
     [16:0] addr;
wire
      [7:0] din;
wire
     [7:0] dout;
filter2d i filter
             (.clk(clk), .n_reset(n_reset), .start(start), .finish(finish),
             .cs(cs), .we(we), .addr(addr), .din(din), .dout(dout),
             .h_write(1'b0), .h_idx('b0), .h_data('b0));
mem_single #(
             .WD(8),
             .DEPTH(256*256*2)
) i_buf (
             .clk(clk),
             .cs(cs),
             .we(we),
             .addr(addr),
             .din(din),
             .dout(dout)
);
```

Outline

Hyeong-Ju Kang

- ▶ Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- ▶ Throughput Optimization
- Direct Programming Interface
- ▶ Reusable Design

# Image Buffer 위치

000

- ▶ 이전 설계
  - ▶ image buffer가 testbench에 위치
  - ▶ image buffer에 임의로 접근 가능
  - ▶ 누가 image buffer에 이미지 저장?
- ▶ 이번에는
  - ▶ 입력 데이터가 하나 씩 차례로 들어옴
  - ▶ image buffer도 설계 안에
  - 하나 씩 들어오는 데이터를 차례로 저장하고 모두 저장 되면 처리한 뒤 하나 씩 출력


Hyeong-Ju Kang

53

#### 000

#### Architecture






- ▶ Buffer controller의 역할
  - ▶ 입력 데이터를 image buffer의 적절한 위치에 저장
  - ▶ 한 frame의 입력 데이터 저장이 끝나면 start 신호를 보 냄

# Input Interface

000

- Strobed input
  - ▶ strb 신호가 1일 때 유효한 데이터가 입력됨



Hyeong-Ju Kang

55


# 000

# **Double Buffering**

- ▶ 데이터 충돌
  - ▶ 한 frame의 데이터를 Image buffer에 저장한 뒤 처리 시 작
  - ▶ 처리하는 동안 다음 frame의 데이터가 수신됨
  - 아직 처리하지 않은 데이터가 새 데이터로 덮어 쓰여질 수 있음
- Double Buffering
  - ▶ 두 개의 image buffer 사용
  - ▶ 한쪽의 image buffer에서 데이터를 처리하는 동안, 다른 image buffer에 수신되는 데이터를 저장
  - ▶ 데이터 처리와 한 frame 데이터의 수신이 끝나면 두 image buffer의 역할을 바꿈

#### Architecture

000



- ▶ Buffer controller의 역할
  - ▶ 입력 데이터를 image buffer의 적절한 위치에 저장
  - ▶ 한 frame의 입력 데이터 저장이 끝나면 start 신호를 보 냄
  - ▶ 입력 데이터 버퍼와 처리 데이터 버퍼의 선택

Hyeong-Ju Kang

57

#### 000

#### **Buffer Controller**



```
module filter2d buf (
               input
                             clk,
               input
                             n_reset,
               input
                             i_strb,
                                        input data with strobe
                     [7:0] i_data,
               input
                             start, ----> start signal
               output reg
                             mem_rd,
                                      buffer read from
               input [15:0] rd_addr,
               output [7:0] rd_data, operation block
reg [7:0]
           cnt_x;
reg [7:0]
          cnt_y;
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       cnt_x <= 255;
       cnt_y <= 255;
   end else begin
       if(i_strb == 1'b1) begin -----> when i_strb is asserted,
           cnt_x <= (cnt_x == 255) ? 0 : cnt_x+1;
           if(cnt_x == 255) begin
                                                           pixel counting
               cnt_y <= (cnt_y == 255) ? 0 : cnt_y+1;</pre>
           end
       end
   end
                                                                                    58
end
```

#### **Buffer Controller**

000

```
reg
                        ----> 0: buf0에 입력 데이터 저장, buf1의 데이터를 처리
wire
         mode_change;
                               1: buf1에 입력 데이터 저장, buf0의 데이터를 처리
          mem_wr;
reg
reg[7:0] wr_data;
assign mode_change = (mem_wr==1'b1) && (cnt_x == 255) && (cnt_y == 255);
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
                                            if the last pixel of a frame is store,
      mode <= 1'b0;
                                            change mode and start
      start <= 1'b0;
   end else begin
      if(mode_change == 1'b1) begin
          mode <= ~mode;_____</pre>
      end
      start <= mode_change;</pre>
end
```

Hyeong-Ju Kang

59

60

### OOO Buffer Controller

000

```
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      mem_wr <= 1'b0;
      wr_data <= 8'b0;
   end else begin
                                                   memory write at the next cycle
       mem wr <= i strb;</pre>
                                                   of the input strobe
       wr_data <= i_data;</pre>
   end
end
       [15:0] wr_addr = cnt_y*256 + cnt_x;
wire
             cs0 = (mode == 1'b0) ? mem_wr : mem_rd;
wire
                                                             buf0 signals
             we0 = (mode == 1'b0) ? mem_wr : 1'b0;
wire
                                                             if mode is 0,
wire
       [15:0] addr0 = (mode == 1'b0) ? wr_addr : rd_addr;
                                                                 data write
      [7:0] din0 = (mode == 1'b0) ? wr data : 'b0;
wire
                                                             if mode is 1,
wire
       [7:0] dout0;
                                                                data processing
             cs1 = (mode == 1'b1) ? mem_wr : mem_rd;
wire
                                                             buf1 signals
             we1 = (mode == 1'b1) ? mem wr : 1'b0;
wire
                                                             if mode is 1,
      [15:0] addr1 = (mode == 1'b1) ? wr_addr : rd_addr;
wire
                                                                 data write
wire
       [7:0] din1 = (mode == 1'b1) ? wr_data : 'b0;
                                                             if mode is 0,
wire
      [7:0] dout1;
                                                              data processing
assign rd_data = (mode == 1'b0) ? dout1 : dout0;
```

Hyeong-Ju Kang

```
mem_single #(
              .WD(8),
              .DEPTH(256*256)
) i_buf0 (
              .clk(clk),
              .cs(cs0),
                                   buf0
              .we(we0),
              .addr(addr0),
              .din(din0),
              .dout(dout0)
                                              Now, SRAM is in our design.
mem_single #(
              .WD(8),
              .DEPTH(256*256)
) i_buf1 (
              .clk(clk),
                                   buf1
              .cs(cs1),
              .we(we1),
              .addr(addr1),
              .din(din1),
              .dout(dout1)
);
endmodule
                                    Hyeong-Ju Kang
                                                                                  61
```

# OOO SRAM Implementation OOO

- Note
  - SRAM is not the target of synthesis.
  - Memory compiler is provided by the fab company.
- In RTL simulation
  - Use a simulation model
- In Synthesis and P&R
  - Use the db generated by the memory compiler

```
module mem_single #(
         WD = 128
       , DEPTH = 64
       , WA = $clog2(DEPTH)
) (
                               clk
         input
         input
                               CS
         input
                               we
         input
                     [WA-1:0] addr
                     [WD-1:0] din
         input
        output
                     [WD-1:0] dout
);
reg[WD-1:0] data[DEPTH-1:0];
reg[WA-1:0] addr_d;
always@(posedge clk) begin
   if(cs == 1'b1) begin
       if(we == 1'b1) data[addr] <= din;</pre>
       addr_d <= addr;</pre>
   end
end
assign dout = data[addr_d];
endmodule
```

```
000
```

```
module filter2d_op (
              input
                            clk,
              input
                            n_reset,
              input
                            start, ----> start signal
              output
                                   mem_rd,
              output reg
                            [15:0] rd_addr, buffer read
                            [7:0] rd_data,
              input
                          o_strb, output data with strobe
              output reg
              output reg
                                           --> coefficient write
);
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       o_strb <= 1'b0;
       o_data <= 'b0;
   end else begin
       o_strb <= (cnt == 11);
       o_strb <= (cnt == 11); write cycle is substituted if(cnt == 11) o_data <= pd_out; with data output.
   end
end
endmodule
                                    Hyeong-Ju Kang
```

# Integration

```
filter2d_op i_op(
module filter2d (
               input clk,
               input n_reset,
               input
                              i_strb,
               input [7:0] i_data,
               output
                              o_strb,
               output [7:0] o_data
);
wire
               start;
wire
              mem rd;
       [15:0] rd_addr;
wire
                                               );
wire
       [7:0] rd_data;
                                               endmodule
filter2d_buf i_buf(
               .clk(clk),
               .n_reset(n_reset),
               .i_strb(i_strb),
               .i_data(i_data),
               .start(start),
               .mem_rd(mem_rd),
               .rd_addr(rd_addr),
               .rd_data(rd_data)
);
```

```
module top_filter_2d;
      clk, n_reset;
reg
reg
      start;
initial clk = 1'b0;
always #5 clk = ~clk;
reg[7:0] img_data[0:65535]; ----> Just for simulation
reg
         i_strb;
reg[7:0] i_data;
integer idx, cnt;
initial begin
   cnt = 0;
   n_reset = 1'b1;
   $readmemh("../c/img_in.dat", img_data); ----> Image data load
   i_strb = 1'b0;
                   占 no data
   i_data = 'bx;
   #3;
   n_reset = 1'b0;
   #20;
   n_reset = 1'b1;
```

#### Testbench

Hyeong-Ju Kang

000

```
n_reset = 1'b1;
   @(posedge clk);
   @(posedge clk);
   @(posedge clk);
   repeat(3) begin
      for(idx=0;idx<65536;idx=idx+1) begin</pre>
         i_strb = 1'b1;
         i_data = img_data[idx];
         @(posedge clk);
                                            input data
         repeat(16) begin
                                                           3 frames
                                            of a frame
             i_strb = 1'b0;
                             with 16 cycle
             i_data = 'bx;
                             interval
            @(posedge clk);
         end
      end
   end
                                          제대로 된 검증을 위해서는 각 프레임에 대해
   @(posedge clk);
   @(posedge clk);
                                          서로 다른 이미지 데이터를 사용해야 함
   @(posedge clk);
   $finish;
end
```

#### **Testbench**

000

```
wire
             o_strb;
wire [7:0] o_data;
filter2d i_filter (
                 .clk(clk),
                 .n_reset(n_reset),
                 .i_strb(i_strb),
                 .i_data(i_data),
                 .o_strb(o_strb),
                 .o_data(o_data),
                 .h_write(1'b0),
                 .h_idx('b0),
                 .h_data('b0)
);
always@(posedge clk) begin
   if(o_strb == 1'b1) begin
                                  Print output data
      $write("%3d ", o_data);
       cnt = cnt + 1;
       if(cnt[7:0] == 0) begin
                                  Just for printing format
          $write("\n");
      end
   end
end
                                   Hyeong-Ju Kang
                                                                               67
```


000

#### Outline

- ► Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- ▶ Throughput Optimization
- Direct Programming Interface
- ▶ Reusable Design

# OOO Line Buffer 개념 OOO

- ▶ 입력 데이터가 하나 씩 차례로 들어옴
  - ▶ 들어오는 중에도 처리할 수 있으면 처리하자.




# OOO Line Buffer 개념 OOO

- ▶ 입력 데이터가 하나 씩 차례로 들어옴
  - ▶ 들어오는 중에도 처리할 수 있으면 처리하자.

메모리에 저장하고 있는 부분


# OOO Line Buffer 개념 OOO

- ▶ 입력 데이터가 하나 씩 차례로 들어옴
  - ▶ 들어오는 중에도 처리할 수 있으면 처리하자.



# OOO Line Buffer 개념


- 000
- ▶ 입력 데이터가 하나 씩 차례로 들어옴
  - ▶ 들어오는 중에도 처리할 수 있으면 처리하자.



현재 가지고 있어야 하는 데이터 = ~2 line

#### O O O Circular Buffer

- ▶ 일종의 circular buffer임
- ▶ 차이점
  - ▶ read 위치와 write 위치가 일정한 관계가 있음




최소 버퍼 길이 = 2\*W + 2

Hyeong-Ju Kang


## 000


# Memory Read


▶ 하나의 데이터가 들어왔을 때 메모리를 몇 번 읽어 야 할까?



▶ 그런데







```
module filter2d (
             input
                          clk,
             input
                          n_reset,
             input
                          i strb,
             input [7:0] i_data,
             output reg
                               o_strb,
             output reg
                          [7:0] o_data,
             input
                          h write,
             input [3:0] h_idx,
             input [7:0] h_data
);
reg
          garbage; ----> 나중에 설명
reg[3:0] cnt;
                 ----> counting b.w. input strobes
reg[7:0] cnt_x;
                  counting the coordinates of the current output data
reg[7:0] cnt_y;
reg[7:0] i_data_d;
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      garbage <= 1'b1;</pre>
      cnt <= 7;
```

77

## 000

# Verilog Code

```
always@(posedge clk or negedge n_reset) begin
  if(n_reset == 1'b0) begin
     garbage <= 1'b1;</pre>
     cnt <= 7;
     i_data_d <= 'b0;
  end else begin
     if(i_strb == 1'b1) begin
        cnt_x <= (cnt_x == 255) ? 0 : cnt_x+1;
                                                counting x and y
        if(cnt_x == 255) begin
           cnt_y <= (cnt_y == 255) ? 0 : cnt_y+1;</pre>
           if(cnt_y == 255) garbage <= 1'b0;</pre>
        end
     end
     else if(cnt < 7) cnt <= cnt+1; \int but 0~7?
     if(i_strb == 1'b1) i_data_d <= i_data; ----> Store the input data
  end
end
```

# Verilog Code

```
000
```

```
[7:0] ibuf[2:0][2:0]; ----> 9 registers for pixel data
reg
wire
        [7:0] dout;
                                ----> memory output data
                                                                              е
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        for(int i=0;i<3;i++) begin</pre>
                                                i_strb
           for(int j=0;j<3;j++) begin
                                                i_data
               ibuf[i][j] <= 'b0;
                                                          Rj X R k X W I X
                                                 mem
           end
        end
                                                         shift store j store k 9 mul sum round output store I
    end else begin
        if(cnt == 0) begin ---→ at the cycle 0
           for(int i=0;i<3;i++) begin</pre>
                                                o_data >
               for(int j=0;j<2;j++) begin
                   ibuf[i][j] <= ibuf[i][j+1];</pre>
                                                          shift the registers
               end
           end
                                          ----> Store the input data
           ibuf[2][2] <= i_data_d;
        if(cnt == 1) ibuf[0][2] <= dout;
                                                   store the data from memory
        if(cnt == 2) ibuf[1][2] <= dout;</pre>
    end
end
                                      Hyeong-Ju Kang
```

## 000

# Verilog Code



```
[7:0] ibuf[2:0][2:0]; ----> 9 registers for pixel data
reg
wire
       [7:0] dout;
                               ----> memory output data
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       for(int i=0;i<3;i++) begin</pre>
                                                                              write I and
          for(int j=0;j<3;j++) begin
                                                                              processing
              ibuf[i][j] <= 'b0;
          end
                                                              read j and
                                                   store I
                                                                  k
       end
   end else begin
       if(cnt == 0) begin
                              ----> at the cycle 0
          for(int i=0;i<3;i++) begin</pre>
              for(int j=0;j<2;j++) begin</pre>
                  ibuf[i][j] <= ibuf[i][j+1];</pre>
                                                       shift the registers
              end
          end
                                        ----> Store the input data
           ibuf[2][2] <= i_data_d;
       if(cnt == 1) ibuf[0][2] <= dout;
                                               store the data from memory
       if(cnt == 2) ibuf[1][2] <= dout;</pre>
   end
end
```


```
mem_rd = (cnt == 0) || (cnt == 1);
                                             memory read/write
wire
wire
         mem_wr = (cnt == 2);
      [8:0] wr_addr;
reg
     [8:0] rd_addr0 = wr_addr;
                                                                    read
      [8:0] rd_addr1 = (wr_addr < 256) ? wr_addr+256 : wr_addr-256; address?
wire
wire
      [8:0] rd_addr = (cnt == 0) ? rd_addr0 : rd_addr1;
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      wr_addr <= 1'b0;
   end else begin
      if(mem_wr == 1'b1) wr_addr <= wr_addr + 1;</pre>
end
            cs = mem_rd | mem_wr;
wire
           we = mem_wr;
wire
wire [8:0] addr = (mem_wr == 1'b1) ? wr_addr : rd_addr;
wire [7:0] din = i_data_d;
```

81

#### 000

#### Read Address

- ▶ 두 번의 읽기
  - ▶ 새로 들어온 데이터의 바로 위 두 개 데이터



```
read address 0 = write address - 2W
read address 1 = write address - W
+ line buffer length if negative
```

```
rd_addr0 = (wr_addr < 2*W) ? (wr_addr-2*W+BUF_LEN) : wr_addr-2*W;
rd_addr1 = (wr_addr < W) ? (wr_addr- W+BUF_LEN) : wr_addr- W;</pre>
```

#### O O O Read Address

- ▶ 두 번의 읽기
  - ▶ 새로 들어온 데이터의 바로 위 두 개 데이터


새로 들어온 데이터는 이 데이터가 있던 자리에 저장하면 됨



현재 가지고 있어야 하는 데이터

# O O O Circular Buffer Again

▶ read 위치와 write 위치가 일정한 관계가 있음





- ▶ 두 번의 읽기
  - ▶ 새로 들어온 데이터의 바로 위 두 개 데이터

```
rd_addr0 = (wr_addr < 2*W) ? (wr_addr-2*W+BUF_LEN) : wr_addr-2*W;
                                  BUF_LEN=2*W
              언제나 true
        wr_addr \ BUF_LEN=2*W
rd_addr0 = wr_addr;
rd_addr1 = (wr_addr < W) ? (wr_addr- W+BUF_LEN) : wr_addr- W;</pre>
                                   BUF_LEN=2*W
rd_addr1 = (wr_addr < W) ? wr_addr+W : wr_addr-W;</pre>
```

# Verilog Code

```
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      wr_addr <= 0;
   end else begin
       if(mem_wr == 1'b1) wr_addr <= (wr_addr == 256*2-1) ? 0 : wr_addr + 1;
   end
                                         >Increase write address at each write
end
wire
             cs = mem_rd | mem_wr;
wire
             we = mem_wr;
       [8:0] addr = (mem_wr == 1'b1) ? wr_addr : rd_addr;
wire
wire [7:0] din = i_data_d;
mem_single #(
             .WD(8),
             .DEPTH(2*256)
) i_buf0 (
             .clk(clk),
             .cs(cs),
             .we(we),
              .addr(addr),
             .din(din),
             .dout(dout)
);
```

# Verilog Code

#### 000

```
[15:0]
                         mul[2:0][2:0];
reg signed
always@(posedge clk or negedge n_reset) begin
                                                     clk
   if(n_reset == 1'b0) begin
       for(int i=0;i<3;i++) begin</pre>
                                                   i_strb
           for(int j=0;j<3;j++) begin</pre>
                                                   i_data
              mul[i][j] <= 'b0;
                                                          5 X 0 X 1 X 2 X 3 X 4 X 5
           end
                                                            X R j X R k X W I X
                                                    mem
       end
                                                            shift store j store k 9 mul sum round output shore l
   end else begin
       if((cnt == 3) && (garbage == 1'b0)) begin
                                                        0)) ? ibuf[0][0]*h[0] : 'b0;
           mul[0][0] \leftarrow ((cnt_y > 0) \&\& (cnt_x > 0))
           mul[0][1] \leftarrow ((cnt_y > 0))
                                                          ) ? ibuf[0][1]*h[1] : 'b0;
           mul[0][2] \leftarrow ((cnt_y > 0) && (cnt_x < 255)) ? ibuf[0][2]*h[2] : 'b0;
           mul[1][0] \leftarrow (cnt_x > 0) ? ibuf[1][0] * h[3] : 'b0;
                                            ibuf[1][1] * h[4];
           mul[1][1] <=
           mul[1][2] \leftarrow (cnt_x < 255) ? ibuf[1][2] * h[5] : 'b0;
           mul[2][0] <= ((cnt_y < 255) && (cnt_x >
                                                          0))? ibuf[2][0]*h[6] : 'b0;
                                                             )? ibuf[2][1]*h[7] : 'b0;
           mul[2][1] <= ((cnt_y < 255))
           mul[2][2] \le ((cnt_y < 255) \& (cnt_x < 255))? ibuf[2][2]*h[8] : 'b0;
       end
   end
end
```

Hyeong-Ju Kang

87


## 000

# Verilog Code

```
reg signed [19:0]
                      sum in;
reg signed [19:0]
                      sum;
always@(*) begin
                                             i_strb
   sum_in = 0;
                                             i_data
   for(int i=0;i<3;i++) begin</pre>
       for(int j=0;j<3;j++) begin
                                              cnt
                                                              1
                                                                 ⟨ 2
           sum_in = sum_in + mul[i][j];
                                              mem
                                                        end
                                                        shift
store | store | store k 9 mul | sum | round output | shift
store |
   end
                                               oр
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       sum <= 'b0;
   end else begin
       if((cnt == 4) && (garbage == 1'b0)) begin
           sum <= sum_in;</pre>
       end
   end
end
```

# Verilog Code

```
wire
       [19:0] pd_rnd_1 = sum + (1<<6);
       [12:0] pd_rnd = pd_rnd_1[19:7];
wire
wire
       [7:0] pd_out = (pd_rnd < 0) ? 0 :
                      (pd_rnd > 255) ? 255 :
                      pd_rnd[7:0];
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       o_strb <= 1'b0;
       o_data <= 'b0;
   end else begin
       o_strb <= ((cnt == 5) && (garbage == 1'b0));
       if((cnt == 5) && (garbage == 1'b0)) begin
          o_data <= pd_out;</pre>
                                      clk
       end
   end
                                    i strb
end
                                    i_data
endmodule
                                     cnt
                                                     X R k X W I )
                                     mem
                                               shift store j store k 9 mul sum round output store l
                                      op
                                     Hyeong-Ju Kang
                                                                                   89
```



# Verilog Code

```
000
```

```
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       garbage <= 1'b1;</pre>
       cnt <= 7;
       cnt_x <= 254;
       cnt_y <= 254;
       i_data_d <= 'b0;
   end else begin
       if(i_strb == 1'b1) begin
          cnt_x \leftarrow (cnt_x == 255) ? 0 : cnt_x+1;
          if(cnt_x == 255) begin
              cnt_y <= (cnt_y == 255) ? 0 : cnt_y+1;</pre>
              if(cnt_y == 255) garbage <= 1'b0;
          end
       end
       if(i_strb == 1'b1) cnt <= 0;
       else if(cnt < 7) cnt <= cnt+1;</pre>
       if(i_strb == 1'b1) i_data_d <= i_data;</pre>
   end
end
```

Hyeong-Ju Kang


91



# On Boundary


000

With padding




▶ 우선 일반적인 경우의 동작을 그대로 적용할 수 있 는지 검토!!

Hyeong-Ju Kang





 $mul[0][2] \leftarrow ((cnt_y > 0) && (cnt_x < 255)) ? ibuf[0][2]*h[2] : 'b0;$ mul[1][2] <= (cnt\_x < 255) ? ibuf[1][2] \* h[5] : 'b0; mul[2][2] <= ((cnt\_y < 255) && (cnt\_x < 255))? ibuf[2][2]\*h[8] : 'b0;


(여기서는 h 의 위치)



```
mul[0][0] <= ((cnt_y > 0) && (cnt_x > 0)) ? ibuf[0][0]*h[0] : 'b0;
mul[1][0] <= (cnt_x > 0) ? ibuf[1][0] * h[3] : 'b0;
mul[2][0] <= ((cnt_y < 255) && (cnt_x > 0))? ibuf[2][0]*h[6] : 'b0;
```












masked by padding at cnt\_x == 0 or cnt\_y == 255

d.









# O O O At the start of the first line

mul[2][2] <= ((cnt\_y < 255) && (cnt\_x < 255))? ibuf[2][2]\*h[8] : 'b0;



```
g j m
h k n
i 1 o
```


masked by padding at cnt\_x == 0 or cnt\_y == 0



#### Initialization



```
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      garbage <= 1'b1;
      cnt <= 0;
      cnt_x <= 254;
      cnt_y <= 254;
      i_data_d <= 'b0;
   end else begin
   ...
   end
end</pre>
```



```
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
      garbage <= 1'b1;</pre>
   end else begin
      if(i_strb == 1'b1) begin
          cnt_x <= (cnt_x == 255) ? 0 : cnt_x+1;
          if(cnt_x == 255) begin
             cnt_y <= (cnt_y == 255) ? 0 : cnt_y+1;</pre>
             if(cnt_y == 255) garbage <= 1'b0;
          end
      end
   end
                                                              (255,255)까지는
end
                                                             계속 garbage 출력
처음 정상 출력 값 계산
```

103

#### 000

# Garbage

```
if(i_strb == 1'b1) begin
          cnt_x <= (cnt_x == 255) ? 0 : cnt_x+1;
          if(cnt_x == 255) begin
              cnt_y <= (cnt_y == 255) ? 0 : cnt_y+1;</pre>
              if(cnt_y == 255) garbage <= 1'b0;</pre>
          end
      end
. . .
       if((cnt == 3) && (garbage == 1'b0)) begin
          mul[0][0] \leftarrow ((cnt_y > 0) && (cnt_x > 0)) ? ibuf[0][0]*h[0] : 'b0;
      end
       if((cnt == 4) && (garbage == 1'b0)) begin
          sum <= sum_in;</pre>
      end
       o_strb <= ((cnt == 5) && (garbage == 1'b0));
       if((cnt == 5) && (garbage == 1'b0)) begin
          o_data <= pd_out;</pre>
       end
```


- Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Throughput Optimization
- Direct Programming Interface
- ▶ Reusable Design


105


#### 000

# Throughput

- Throughput of the current design: 7 cycles/pixel
- But,
  - On the view of operators
    - 9 multiplications per pixel and 9 multipliers
    - ▶ 1 cycle/pixel is possible
  - On the view of memory
    - > 2 reads and 1 write per pixel
    - 3 cycles/pixel is possible
- 3 cycles/pixel !!







# O O O Further Optimization

000


- Operator reduction
  - If throughput is 3 cycles/pixel, only 3 multipliers are sufficient.
- Further higher throughput
  - > 3 cycles/pixel because of memory bandwidth
    - > 2 reads and 1 write
  - ▶ How to get more bandwidth
    - double-port SRAM
    - memory partitioning
    - data pairing

Hyeong-Ju Kang

109


# O O Memory Partitioning


- 000
- Partition the line buffer into two buffers
  - ▶ Two read addresses are always separated by W.
  - Two reads are always performed on the different buffers.
     → read at the same time



# **Data Pairing**

- 000
- Pair the two data that will be read at the same time
- Store the pair in the same entry





partial write or read-modify-write

Hyeong-Ju Kang

11

#### 000

#### Outline



- Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- ▶ Throughput Optimization
- Direct Programming Interface
- ▶ Reusable Design

# O O O Direct Programming Interface O O O

- Direct Programming Interface (DPI)
  - Verilog 실행 중에 C 언어 등으로 작성된 함수를 호출하는 인터페이스
  - ▶ 이전의 Programming Language Interface (PLI)를 더 편 리하게
  - ▶ 주로 testbench를 만들 때 사용
- ▶ 여기서는
  - ▶ 각 입력 데이터 값을 C 함수를 호출하여 얻음
  - ▶ 각 출력 데이터 값을 C 함수의 출력값과 비교

Hyeong-Ju Kang

113

# O O O Direct Programming Interface O O O

- ▶ 여기서는
  - ▶ 각 입력 데이터 값을 C 함수를 호출하여 얻음
  - 각 출력 데이터 값을 C 함수의 출력값과 비교

```
$readmemh("../c/img_in.dat", img_data);
...
repeat(3) begin
    for(idx=0;idx<65536;idx=idx+1) begin
        i_strb = 1'b1;
        i_data = img_data[idx];
        @(posedge clk);
...
if(o_strb == 1'b1) begin
    $write("%3d ", o_data);
    cnt = cnt + 1;
    if(cnt[7:0] == 0) begin
        $write("\n");
    end
end
...</pre>
```

```
init_filter2d(256, 256);
...
repeat(3) begin
    for(idx=0;idx<65536;idx=idx+1) begin
        i_strb = 1'b1;
        i_data = get_input();
        @(posedge clk);
...
if(o_strb == 1'b1) begin
    out_ref = get_output();
    if(o_data != out_ref) begin
        $display("Error!!");
        #10;
        $finish;
    end
end
...</pre>
```

```
#include <stdio.h>
#include <stdlib.h>
unsigned char *in_img, *out_img;
             height, width;
void filter2d(void) {
void init_filter2d(int h, int w) {
   int
             i, a;
             *inf;
   FILE
   height = h; width = w;
   inf = fopen("../c/img_in.txt", "r");
   in_img = malloc(height*width*sizeof(unsigned char));
   out_img = malloc(height*width*sizeof(unsigned char));
   for(i=0;i<height*width;i++) {</pre>
      fscanf(inf, "%d,", &a);
      in_img[i] = a;
   - ± cer ∠u(); 출력 데이터를 미리 계산함 fclose(inf);----> /이편 데이터를 마리 계산함
                      (입력 데이터를 생성하면서 계산할 수도 있음)
```

#### **DPI C Code**



```
unsigned char get_input(void) {
    static inti;
    unsigned char res = in_img[i];
    i++;
    if(i==height*width) i = 0;
    return res;
}

unsigned char get_output(void) {
    static inti;
    unsigned char res = out_img[i];
    i++;
    if(i==height*width) i = 0;
    return res;
}
```

# OOO DPI Declaration in Verilog OOO

▶ DPI 함수를 호출하기 전에 선언해 주어야 함

```
initial clk = 1'b0;
always #5 clk = ~clk;

import "DPI" function void init_filter2d(input int h, input int w);
import "DPI" function byte get_input();
import "DPI" function byte get_output();

reg i_strb;
reg[7:0] i_data;
```

Hyeong-Ju Kang

- 000
- Compile & Run
- 000

- ▶ C 파일은 shared library로 컴파일
  - ▶ 시뮬레이션 실행할 때 library로 연결

```
user@hostname$ gcc -std=c99 -fPIC -shared -o filter_2d.so ../c/filter_2d_dpi.c
user@hostname$ vcs -full64 -sverilog top3.v filter2d_line.v mem_sim.v
user@hostname$ ./simv -sv_lib filter_2d
```

#### **Automatic Check**

000

- ▶ Testbench에서 출력값을 자동으로 검사
  - 에러가 발생하면 왜 에러가 발생했는지 간단히 출력하는 것이 좋음
  - ▶ Error 표시가 안 나온다고 정말로 문제가 없는 것일까?

```
reg [7:0] out_ref;
always@(posedge clk) begin
  if(o_strb == 1'b1) begin ----> o_strb가늘0이면?
    out_ref = get_output();
    if(o_data != out_ref) begin ----> o_data가 x이면?
        $display("Error!! o_data = %3d, out_ref = %3d", o_data, out_ref);
        #10;
        $finish;
    end
    end
end
```

Hyeong-Ju Kang

110

#### 000

#### Outline

- Convolution on Image
- ▶ Fixed Point C 구현
- ▶ Verilog 구현
- Double Buffering
- ▶ Line Buffer 구조
- Direct Programming Interface
- ▶ Throughput Optimization
- Reusable Design

# Parameterization for Reusable Design

- 000
- ▶ 도입하기 쉬운 parameter: height & width
  - ▶ convolution 연산은 대상 이미지 크기에 영향을 받지 않음

Hyeong-Ju Kang

121

## 000

# Verilog Code

```
clog2: ceiling of log2
reg[$clog2(W)-1:0] cnt_x;
reg[$clog2(H)-1:0] cnt_y;
                                    $clog2(W): bit width to represent 0~W-1
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
       garbage <= 1'b1;</pre>
       cnt <= 7;
       cnt_x <= W-2;
       cnt_y <= H-2;
       i_data_d <= 'b0;
   end else begin
       if(i_strb == 1'b1) begin
          cnt_x <= (cnt_x == W-1) ? 0 : cnt_x+1;
          if(cnt_x == W-1) begin
              cnt_y <= (cnt_y == H-1) ? 0 : cnt_y+1;
              if(cnt_y == H-1) garbage <= 1'b0;</pre>
          end
       end
       if(i_strb == 1'b1) cnt <= 0;
       else if(cnt < 7) cnt <= cnt+1;
       if(i_strb == 1'b1) i_data_d <= i_data;</pre>
   end
end
```

# Verilog Code

```
000
```

```
BUF_LEN = 2*W;
      [$clog2(BUF_LEN)-1:0] wr_addr;
wire [$clog2(BUF_LEN)-1:0] rd_addr0 = wr_addr;
      [$clog2(BUF_LEN)-1:0] rd_addr1 = (wr_addr<W) ? wr_addr+W: wr_addr-W;
wire
      [$clog2(BUF_LEN)-1:0] rd_addr = (cnt == 0) ? rd_addr0 : rd_addr1;
wire
always@(posedge clk or negedge n_reset) begin
   if(n reset == 1'b0) begin
      wr_addr <= 0;
   end else begin
      if(mem_wr == 1'b1) begin
          wr_addr <= (wr_addr == BUF_LEN-1) ? 0 : wr_addr + 1;</pre>
      end
   end
end
mem_single #(
             .WD(8),
             .DEPTH(BUF_LEN)
) i_buf0 (
```

Hyeong-Ju Kang

123

# Parameterization for Reusable Design

- Other possible parameters
  - ▶ Bit width: input data, coefficients, output data
  - ▶ Convolution: K, PAD