



From Fourier Series to FFT

Fourier series

- ▶ A periodic function can be composed of harmonically related sinusoids combined by a weighted summation.



Hyeon-Ju Kang

3

Fourier Series

Fourier series

- ▶ A periodic function can be composed of harmonically related sinusoids combined by a weighted summation.

Trigonometric Form

$$f(t) = \frac{A_0}{2} + \sum_{n=1}^{\infty} (A_n \cos n\omega_0 t + B_n \sin n\omega_0 t)$$

$$A_0 = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) dt$$

$$A_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) \cos -n\omega_0 t dt$$

$$B_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) \sin -n\omega_0 t dt$$

Complex Exponential Form

$$f(t) = \sum_{n=-\infty}^{\infty} \alpha_n e^{jn\omega_0 t}$$

$$\alpha_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) e^{-jn\omega_0 t} dt$$

$$\omega_0 = \frac{2\pi}{T}$$

Hyeon-Ju Kang

4




Fourier Series



Fourier series

- ▶ A periodic function can be composed of harmonically related sinusoids combined by a weighted summation.



Hyeong-Ju Kang

5





Fourier Transform



Fourier transform

- ▶ Non-periodic version of Fourier series
- ▶ continuous time domain \leftrightarrow continuous frequency domain

$$F(\omega) = \int_{-\infty}^{\infty} f(t)e^{-j\omega t} dt$$



Hyeong-Ju Kang


6

Discrete Time Fourier Transform

Discrete time Fourier transform

- for discrete time non-periodic functions
- discrete time domain \leftrightarrow continuous frequency domain

$$X(\omega) = \sum_{k=-\infty}^{\infty} x[k]e^{-j\omega k}$$



Hyeon-Ju Kang

7

Discrete Fourier Transform


Discrete Fourier transform

- for discrete time periodic functions
- discrete time domain \leftrightarrow discrete frequency domain

$$X[k] = \sum_{n=0}^{N-1} x[n]W_N^{nk}$$

$$W_N = e^{-j2\pi/N}$$

- N^2 complex multiplications/additions



Hyeon-Ju Kang

8

Fast Fourier Transform

► Fast Fourier transform

► to reduce the number of operations

$$\begin{aligned}
 X[k] &= \sum_{n=0}^{N-1} x[n] W_N^{nk} \\
 &= \sum_{\substack{n \text{ even} \\ n=0, 2, \dots, N/2-1}} x[n] W_N^{nk} + \sum_{\substack{n \text{ odd} \\ n=1, 3, \dots, N/2-1}} x[n] W_N^{nk} \\
 &= \sum_{r=0}^{N/2-1} x[2r] W_N^{2rk} + \sum_{r=0}^{N/2-1} x[2r+1] W_N^{(2r+1)k} \\
 &= \sum_{r=0}^{N/2-1} x[2r] (W_N^2)^{rk} + W_N^k \sum_{r=0}^{N/2-1} x[2r+1] (W_N^2)^{rk} \\
 &= \sum_{r=0}^{N/2-1} x[2r] W_{N/2}^{rk} + W_N^k \sum_{r=0}^{N/2-1} x[2r+1] W_{N/2}^{rk}
 \end{aligned}$$

$W_N = e^{-j2\pi/N}$

$W_N^2 = e^{-j2\pi/N} = e^{-j2\pi/(N/2)} = W_{N/2}$

Hyeon-Ju Kang 9

Fast Fourier Transform

► Fast Fourier transform

► to reduce the number of operations

$$\begin{aligned}
 X[k] &= \sum_{r=0}^{N/2-1} x[2r] W_{N/2}^{rk} + W_N^k \sum_{r=0}^{N/2-1} x[2r+1] W_{N/2}^{rk} \\
 &= E[k] + W_N^k O[k]
 \end{aligned}$$

N/2 point DFT with even samples N/2 point DFT with odd samples



$E[k] = \sum_{r=0}^{N/2-1} x[2r] W_{N/2}^{rk}$ $O[k] = \sum_{r=0}^{N/2-1} x[2r+1] W_{N/2}^{rk}$



$W_N^k = e^{-j\frac{4\pi rk}{N}}$



$W_N^k = e^{-j\frac{2\pi k}{N}}$

sol → 106

Hyeon-Ju Kang 10









Outline




- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
- ▶ Verilog Implementation – Pipelined

Hyeon-Ju Kang

17

FFT – Decimation in Frequency



Hyeon-Ju Kang

18

○○○ C Implementation – 1024 Point ○○○


```

for(i=0,p=1024;i<10;i++,p/=2) {
    for(j=0;j<1024/p;j++) {
        for(k=0;k<p/2;k++) {
            t_complex bf0, bf1;
            complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
            complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
            twiddle_mul(&bf1, k, p);
            out[j*p+k] = bf0;
            out[j*p+k+p/2] = bf1;
        }
    }
}

```

} butterfly operation

i: counting stage
 (p: butterfly block size)
 j: counting butterfly block
 k: counting in a butterfly block



Hyeon-Ju Kang

19

○○○ Indexing ○○○

```


for(i=0,p=1024;i<10;i++,p/=2) {
    for(j=0;j<1024/p;j++) {
        for(k=0;k<p/2;k++) {
            t_complex bf0, bf1;
            complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
            complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
            twiddle_mul(&bf1, k, p);
            out[j*p+k] = bf0;
            out[j*p+k+p/2] = bf1;
        }
    }
}

```

Element k in butterfly block j
 (block size is p)

Half block size apart

Store at the read points



Hyeon-Ju Kang

20

Complex Operation

```

typedef struct {
    float  r, i;
} t_complex;

void complex_add(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = src0.r + src1.r;
    dst->i = src0.i + src1.i;
}

void complex_sub(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = src0.r - src1.r;
    dst->i = src0.i - src1.i;
}

void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = src0.r * src1.r - src0.i * src1.i;
    dst->i = src0.r * src1.i + src0.i * src1.r;
}

```

21

Twiddle Factor Generation/Multiplication


```

void twiddle_mul(t_complex *dst, int k, int N) {
    t_complex twiddle_factor;
    const float pi = acos(-1.0);

    twiddle_factor.r = cos(-2*pi*k/N);
    twiddle_factor.i = sin(-2*pi*k/N);
    complex_mul(dst, *dst, twiddle_factor);
}
...
for(i=0; p=1024; i<10; i++, p/=2) {
    for(j=0; j<1024/p; j++) {
        for(k=0; k<p/2; k++) {
            t_complex bf0, bf1;
            complex_add(&bf0, out[j*p+k],
                complex_sub(&bf1, out[j*p+k],
                    twiddle_mul(&bf1, , ));
            out[j*p+k] = bf0;
            out[j*p+k+p/2] = bf1;
        }
    }
}
...

```

22



FFT Function

```

void fft(float in[1024], t_complex out[1024]) {
    int i, j, k, p;

    for(i=0; i<1024; i++) {
        out[i].r = in[i];
        out[i].i = 0;
    }
    for(i=0, p=1024; i<1024; i+=p, p/=2) {
        for(j=0; j<1024/p; j++) {
            for(k=0; k<p/2; k++) {
                t_complex bf0, bf1;
                complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
                complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
                twiddle_mul(&bf1, k, p);
                out[j*p+k] = bf0;
                out[j*p+k+p/2] = bf1;
            }
        }
    }
}

```

Hyeon-Ju Kang 23

Testbench – sin Input

```

int bit_reverse(int in) {
    int i, out = 0;
    for(i=0; i<10; i++) {
        out <<= 1; out |= in & 0x01; in >>= 1;
    }
    return out;
}

int main(void) {
    float fft_in[1024];
    t_complex fft_out[1024];
    int i;
    const float pi = acos(-1.0);
    for(i=0; i<1024; i++) {
        fft_in[i] = sin(2*pi*i*100/1024);
    }
    fft(fft_in, fft_out);
    for(i=0; i<1024; i++) {
        printf("%f %f\n", fft_out[bit_reverse(i)].r, fft_out[bit_reverse(i)].i);
    }
}

```

Frequency 100
(100 repetition in 1024 points)
→ corresponding to X[100]

Hyeon-Ju Kang 24

Testbench – sin Input


```

...
float complex_mag(t_complex in) {
    return sqrt(in.r*in.r + in.i*in.i);
}
...
int main(void) {
    float      fft_in[1024];
    t_complex  fft_out[1024];
    int        i;
    const float pi = acos(-1.0);
    for(i=0;i<1024;i++) {
        fft_in[i] = sin(2*pi*i*100/1024);
    }
    fft(fft_in, fft_out);
    for(i=0;i<1024;i++) {
        printf("%f\n", complex_mag(fft_out[bit_reverse(i)]));
    }
}

```

Hyeong-Ju Kang 25

FFT 결과



Hyeong-Ju Kang 26



Testbench – Rectangular



```

...
float complex_mag(t_complex in) {
    return sqrt(in.r*in.r + in.i*in.i);
}
...
int main(void) {
    float      fft_in[1024];
    t_complex  fft_out[1024];
    int        i;
    const float pi = acos(-1.0);
    for(i=0; i<1024; i++) {
        fft_in[i] = (i<5) ? 1 : (i>=1019) ? 1 : 0;
    }
    fft(fft_in, fft_out);
    for(i=0; i<1024; i++) {
        printf("%f\n", complex_mag(fft_out[bit_reverse(i)]));
    }
}


```

Hyeon-Ju Kang

27



FFT 결과



Hyeon-Ju Kang

28

○○○

Outline

○○○



- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
- ▶ Verilog Implementation – Pipelined

Hyeon-Ju Kang
29



○○○

Bit Length

○○○

- ▶ Input data: 16 bit with 15 bit fraction
 - ▶ range: -1 ~ 1 
- ▶ Twiddle factor: 10 bit with 9 bit fraction
 - ▶ range: -1 ~ 1 

Hyeon-Ju Kang
30



Complex Operation

```

typedef struct {
    int r, i;
} t_complex;

void complex_add(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = (src0.r + src1.r) >> 1;
    dst->i = (src0.i + src1.i) >> 1;
}

void complex_sub(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = (src0.r - src1.r) >> 1;
    dst->i = (src0.i - src1.i) >> 1;
}

void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = (src0.r * src1.r - src0.i * src1.i) >> 9;
    dst->i = (src0.r * src1.i + src0.i * src1.r) >> 9;
}

```

truncation for simplicity

Hyeon-Ju Kang 33

Twiddle Factor Generation

```

void twiddle_mul(t_complex *dst, int k, int N) {
    t_complex twiddle_factor;
    const float pi = acos(-1.0);

    twiddle_factor.r = floor(cos(-2*pi*k/N)*511 + 0.5);
    twiddle_factor.i = floor(sin(-2*pi*k/N)*511 + 0.5);
    complex_mul(dst, *dst, twiddle_factor);
}

```

- ▶ why *511
 - ▶ if *512, the resulting value will be in $[-512, 512]$, which cannot be represented with 10 bits.

Hyeon-Ju Kang 34

FFT Function

```

void fft(int in[1024], t_complex out[1024]) {
    int i, j, k, p;

    for(i=0; i<1024; i++) {
        out[i].r = in[i];
        out[i].i = 0;
    }
    for(i=0, p=1024; i<10; i++, p/=2) {
        for(j=0; j<1024/p; j++) {
            for(k=0; k<p/2; k++) {
                t_complex bf0, bf1;
                complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
                complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
                twiddle_mul(&bf1, k, p);
                out[j*p+k] = bf0;
                out[j*p+k+p/2] = bf1;
            }
        }
    }
}

```

Hyeon-Ju Kang 35

Testbench – sin Input

```

...
float complex_mag(t_complex in) {
    return sqrt(in.r*in.r/32./32. + in.i*in.i/32./32.);
}
...
int main(void) {
    int    fft_in[1024];
    t_complex  fft_out[1024];
    int    i;
    const float pi = acos(-1.0);

    for(i=0; i<1024; i++) {
        fft_in[i] = floor(sin(2*pi*i*100/1024) * 32767 + 0.5);
    }
    fft(fft_in, fft_out);
    for(i=0; i<1024; i++) {
        printf("%f\n", complex_mag(fft_out[bit_reverse(i)]));
    }
}

```

why?

why not 32768?

Hyeon-Ju Kang 36

○○○

Outline

○○○

- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
 - ▶ I/F & Counting
 - ▶ Datapath
 - ▶ Twiddle Factor
 - ▶ Testbench & Further Works
- ▶ Verilog Implementation – Pipelined

Hyeon-Ju Kang
37

○○○

Architecture & Interface

○○○

- ▶ 1024-point FFT
- ▶ start & ready
 - ▶ On idle (ready = 1), start can be asserted.
 - ▶ During the process, ready = 0.
 - ▶ If the FFT is finished, ready is asserted.
- ▶ To use an external buffer

```

graph LR
    start --> FFT[FFT]
    FFT -- ready --> ready_out[ready]
    FFT <-->|mem i/f| buffer[buffer]
          
```

- ▶ data width: 32 bits (16-bit real and imaginary)

Hyeon-Ju Kang
38

Module Input/Output

```

module fft (
    input      clk
    , input    n_reset
    , input    start
    , output   ready

    , output   cs
    , output   we
    , output   [9:0]  addr
    , output   [31:0] w_data
    , input    [31:0] r_data
);
reg          on_proc; -----> 1 during the process

```

Hyeon-Ju Kang 39

for Loops → Counting

```

for(i=0,p=1024;i<10;i++,p/=2) {
    for(j=0;j<1024/p;j++) {
        for(k=0;k<p/2;k++) {
            t_complex  bf0, bf1;
            complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
            complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
            twiddle_mul(&bf1, k, p);
            out[j*p+k] = bf0;
            out[j*p+k+p/2] = bf1;
        }
    }
}

```

cnt_p: 1024, 512, 256, ..., 2 → 512, 256, 128, ..., 1
 cnt_pi: inverse of cnt_p → 1, 2, 4, ..., 512
 cnt_j: 0, 1, 2, 3, ..., 1024/(cnt_p*2)-1 → 0, 1, 2, 3, ..., cnt_pi-1
 cnt_k: 0, 1, 2, 3, ..., cnt_p-1
 cnt_o: ?? cycles for read, add/sub, mul, write

Hyeon-Ju Kang 40



for Loops → Counting



Let's describe the following signals
cnt_o, cnt_k, cnt_j, cnt_p

cnt_o: 0, 1, 2, 3, ..., 6
cnt_k: 0, 1, 2, 3, ..., cnt_p-1
cnt_j: 0, 1, 2, 3, ..., cnt_pi-1
cnt_p: 512, 256, 128, ..., 1

Hyeon-Ju Kang

41



Counting Initialization & Ready



```
assign ready = ~on_proc;

always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        on_proc <= 1'b0;
        cnt_p <= 10'h200;
        cnt_j <= 'b0;
        cnt_k <= 'b0;
        cnt_o <= 'b0;
    end else begin
        if((on_proc == 1'b0) && (start == 1'b1)) begin
            on_proc <= 1'b1;
            cnt_p <= 10'h200;
            cnt_j <= 'b0;
            cnt_k <= 'b0;
            cnt_o <= 'b0;
        end
        ...
    end
end
```

cnt_o: 0, 1, 2, 3, ..., ??
cnt_k: 0, 1, 2, 3, ..., cnt_p-1
cnt_j: 0, 1, 2, 3, ..., cnt_pi-1
cnt_p: 512, 256, 128, ..., 1

Hyeon-Ju Kang

42

○○○
cnt_pi
○○○

```

wire      last_o = (cnt_o == 6);
wire      last_k = (cnt_k == cnt_p-1);
wire      last_j = (cnt_j == cnt_pi-1);
wire      last_p = (cnt_p == 10'h001);
always@(posedge clk or negedge n_reset) begin
    ...
        if(last_j == 1'b1) begin
            cnt_p <= cnt_p >> 1;
            if(last_p == 1'b1) begin
                on_proc <= 1'b0;
            end
        end
    ...
end
genvar i;
for(i=0;i<10;i++) begin
    assign cnt_pi[i] = cnt_p[9-i];
end

```

cnt_o: 0, 1, 2, 3, ..., ??

cnt_k: 0, 1, 2, 3, ... , cnt_p-1

cnt_j: 0, 1, 2, 3, ..., cnt_pi-1

cnt_p: 512, 256, 128, ..., 1

cnt_pi: inverse of cnt_p → 1, 2, 4, ..., 512

Hyeon-Ju Kang
43

○○○
Outline
○○○

- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
 - ▶ I/F & Counting
 - ▶ Datapath
 - ▶ Twiddle Factor
 - ▶ Testbench & Further Works
- ▶ Verilog Implementation – Pipelined

Hyeon-Ju Kang
44

Operation

```

t_complex  bf0, bf1;
complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
twiddle_mul(&bf1, k, p);
out[j*p+k] = bf0;
out[j*p+k+p/2] = bf1;

```

Read two points from memory
one by one
(two sets of real and imaginary)

45

Operation



```

t_complex  bf0, bf1;
complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
twiddle_mul(&bf1, k, p);
out[j*p+k] = bf0;
out[j*p+k+p/2] = bf1;

```

add and sub

46



Operation Cycles

```

t_complex  bf0, bf1;
complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
twiddle_mul(&bf1, k, p);
out[j*p+k] = bf0;
out[j*p+k+p/2] = bf1;

```

Cycle 0: Read assert for Mem[j*p+k]
 Cycle 1: Mem data → in0, Read assert for Mem[j*p+k+p/2]
 Cycle 2: Mem data → in1
 Cycle 3: in0 + in1 → bf0, in0 - in1 → bf1
 Cycle 4: bf1 * twid → bfmul
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul

49

Datapath

Let's describe the following signals
 cs, we, in0(in0_r, in0_i), in1(in1_r, in1_i)

Cycle 0: Read assert for Mem[j*p+k]
 Cycle 1: Mem data → in0, Read assert for Mem[j*p+k+p/2]
 Cycle 2: Mem data → in1
 Cycle 3: in0 + in1 → bf0, in0 - in1 → bf1
 Cycle 4: bf1 * twid → bfmul
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul

50

Datapath

Let's describe the following signals
 $bf0(bf0_r, bf0_i)$
 $bf1(bf1_r, bf1_i)$

Cycle 0: Read assert for Mem[j*p+k]
 Cycle 1: Mem data \rightarrow in0, Read assert for Mem[j*p+k+p/2]
 Cycle 2: Mem data \rightarrow in1
 Cycle 3: $in0 + in1 \rightarrow bf0$, $in0 - in1 \rightarrow bf1$
 Cycle 4: $bf1 * twid \rightarrow bfmul$
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul

51

Datapath

Let's describe the following signals
 $bfmul(bfmul_r, bfmul_i)$, w_data

Cycle 3: $in0 + in1 \rightarrow bf0$, $in0 - in1 \rightarrow bf1$
 Cycle 4: $bf1 * twid \rightarrow bfmul$
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul

52

○○○
Address
○○○

Cycle 0: Read assert for Mem[j*p+k]
 Cycle 1: Mem data → in0, Read assert for Mem[j*p+k+p/2]
 Cycle 2: Mem data → in1
 Cycle 3: in0 + in1 → bf0, in0 - in1 → bf1
 Cycle 4: bf1 * twid → bfmul
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul

```

wire [9:0] addr0 = cnt_j*cnt_p*2 + cnt_k;
wire [9:0] addr1 = cnt_j*cnt_p*2 + cnt_k + cnt_p;

assign addr = (cnt_o == 0) || (cnt_o == 5) ? addr0 : addr1;
  
```

- ▶ Multiplication does not seem so good.
 - ▶ We can use a shifter because cnt_p is one hot.
- ▶ In this lecture, let's use the incrementing property.

Hyeon-Ju Kang
53

○○○
Address
○○○

Cycle 0: Read assert for Mem[j*p+k]

Hyeon-Ju Kang
54

○ ○ ○
Address
○ ○ ○

Cycle 0: Read assert for Mem[j*p+k]
 Cycle 1: Mem data → in0, Read assert for Mem[j*p+k+p/2]
 Cycle 2: Mem data → in1
 Cycle 3: in0 + in1 → bf0, in0 - in1 → bf1
 Cycle 4: bf1 * twid → bfmul
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul

j=0
j=1
j=2

Mem[j*p+k]: 0, 1, 2, ..., p/2-1, p, p+1, p+2, ..., p+p/2-1, 2p, 2p+1, 2p+2, ...
 Mem[j*p+k+p/2]: +p/2

addr0: 0, 1, 2, ..., cnt_p-1, cnt_p*2, +1, +2, ..., +cnt_p-1, cnt_p*4
+1 +1 +1
cnt_p+1

when? at the end of the butterfly block = last of cnt_k

addr1: +cnt_p

Hyeong-Ju Kang
55

○ ○ ○
Address
○ ○ ○

Let's describe the following signals

addr → addr0, addr1

addr0: 0, 1, 2, ..., cnt_p-1, cnt_p*2, +1, +2, ..., +cnt_p-1, cnt_p*4
+1 +1 +1
cnt_p+1

addr1: +cnt_p

Hyeong-Ju Kang
56



Outline



- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
 - ▶ I/F & Counting
 - ▶ Datapath
 - ▶ Twiddle Factor
 - ▶ Testbench & Further Works
- ▶ Verilog Implementation – Pipelined

Hyeon-Ju Kang

57



Twiddle Factor Generation




```
void twiddle_mul(t_complex *dst, int k, int N) {
    t_complex twiddle_factor;
    const float pi = acos(-1.0);

    twiddle_factor.r = cos(-2*pi*k/N);
    twiddle_factor.i = sin(-2*pi*k/N);
    complex_mul(dst, *dst, twiddle_factor);
}
```

$$W_N^k = e^{-j2\pi k/N}$$

$$W_{1024}^0, W_{1024}^1, W_{1024}^2, \dots, W_{1024}^{511}$$

$$W_{512}^0, W_{512}^1, W_{512}^2, \dots, W_{512}^{255}$$



- ▶ cos and sin are required.

$$W_N^k = e^{-j2\pi k/N}$$

$$= \cos -2\pi k/N + j \sin -2\pi k/N$$

Hyeon-Ju Kang

58



Non-linear Function



- ▶ **CORDIC (COordinate Rotation DIgital Computer)**
 - ▶ a simple and efficient algorithm to calculate trigonometric functions, hyperbolic functions, square roots, multiplications, divisions, and exponentials and logarithms
- ▶ **Look-Up Table**
 - ▶ How to make table?

Hyeon-Ju Kang

59




cos, sin Look-Up Table



- ▶ **Stage 0** $\cos -2\pi k/N + j \sin -2\pi k/N$
 - ▶ $0/1024, 1/1024, 2/1024, \dots, 511/1024$

k	values
0	$\cos 2\pi(-0/1024), \sin 2\pi(-0/1024)$
1	$\cos 2\pi(-1/1024), \sin 2\pi(-1/1024)$
2	$\cos 2\pi(-2/1024), \sin 2\pi(-2/1024)$
3	$\cos 2\pi(-3/1024), \sin 2\pi(-3/1024)$
4	$\cos 2\pi(-4/1024), \sin 2\pi(-4/1024)$
5	$\cos 2\pi(-5/1024), \sin 2\pi(-5/1024)$
6	$\cos 2\pi(-6/1024), \sin 2\pi(-6/1024)$
7	$\cos 2\pi(-7/1024), \sin 2\pi(-7/1024)$
...	
511	$\cos 2\pi(-511/1024), \sin 2\pi(-511/1024)$



Hyeon-Ju Kang

60

Look-Up Table Description

- Look-up table implementation
 - ROM
 - logic

```
always@(*) begin
  case(cnt_k)
    0: begin cos = 511; sin = -0; end
    1: begin cos = 511; sin = -3; end
    2: begin cos = 511; sin = -6; end
    ...
    511: begin cos = -511; sin = -3; end
  endcase
end
```

- Twiddle factor: 10 bit with 9 bit fraction


```
twiddle_factor.r = floor(cos(-2*pi*k/N)*511 + 0.5);
twiddle_factor.i = floor(sin(-2*pi*k/N)*511 + 0.5);
```

Hyeon-Ju Kang

61

Look-Up Table Reduction

- cos and sin are symmetric functions.
 - k: 0~511 is 0~ π .



$$\text{if } \theta \leq -\frac{\pi}{2}, \begin{cases} \cos \theta = \sin(\theta + \pi/2) \\ \sin \theta = -\cos(\theta + \pi/2) \end{cases}$$

$$-\pi < \theta \leq -\frac{\pi}{2} \rightarrow -\frac{\pi}{2} < \theta + \frac{\pi}{2} \leq 0$$

Hyeon-Ju Kang

62

Look-Up Table Reduction

▶ LUT indexing

▶ k: 0~511 is 0~-π.

$$\text{if } \theta \leq -\frac{\pi}{2}, \begin{cases} \cos \theta = \sin(\theta + \pi/2) \\ \sin \theta = -\cos(\theta + \pi/2) \end{cases}$$

$$-\pi < \theta \leq -\frac{\pi}{2} \rightarrow -\frac{\pi}{2} < \theta + \frac{\pi}{2} \leq 0$$

$$\begin{aligned} \theta &= -\frac{2\pi k}{1024} \\ \theta + \frac{\pi}{2} &= -\frac{2\pi k}{1024} + \frac{\pi}{2} \\ &= -\frac{2\pi(k - 256)}{1024} \end{aligned}$$

rad	0	$-\frac{\pi}{2}$	$-\pi$
k	0, 1, 2, 3, ..., 255, 256, 257, 258, 259, ..., 511		
LUT index	0, 1, 2, 3, ..., 255,	0, 1, 2, 3, ..., 255	

Hyeon-Ju Kang

63

Look-Up Table Description

$$\text{if } \theta \leq -\frac{\pi}{2}, \begin{cases} \cos \theta = \sin(\theta + \pi/2) \\ \sin \theta = -\cos(\theta + \pi/2) \end{cases}$$

k 0, 1, 2, 3, ..., 255, 256, 257, 258, ..., 511

LUT index 0, 1, 2, 3, ..., 255, 0, 1, 2, ..., 255

```
assign cos =
assign sin =

always@(*) begin
    case(
        )
        0: begin lut_cos = 511; lut_sin = -0; end
        1: begin lut_cos = 511; lut_sin = -3; end
        2: begin lut_cos = 511; lut_sin = -6; end
        ...
        255: begin lut_cos = 3; lut_sin = -511; end
    endcase
end
```

Let's complete the description.

Hyeon-Ju Kang

64

Twiddle Factor Generation

```

reg      [19:0] twid_lut;
wire signed [9:0] cos =
wire signed [9:0] sin =
reg  signed [9:0] twid_r, twid_i;

always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        twid_r <= 'b0; twid_i <= 'b0;
    end else begin
        if(
            )begin
                twid_r <= cos; twid_i <= sin;
            end
        end
    end
end
always@(*) begin
    case(
        )
        0: twid_lut = {-10'd0,10'd511};
        1: twid_lut = {-10'd3,10'd511};
        2: twid_lut = {-10'd6,10'd511};
        ...
        254: twid_lut = {-10'd511,10'd6};
        255: twid_lut = {-10'd511,10'd3};
    endcase
end

```

When?

How to write this code?

LUT Contents Output

```

#include <stdio.h>
#include <math.h>

int main(void) {
    const float pi = acos(-1.0);
    int k, c, s;
    for(k=0;k<256;k++) {
        c = floor(cos(-2*pi*k/1024)*511 + 0.5);
        s = floor(sin(-2*pi*k/1024)*511 + 0.5);
        printf("\t\t%d: twid_lut = {-10'd%d,10'd%d};\n", k, -s, c);
    }
}

```

○○○

cos, sin Look-Up Table

○○○

► Stage 1 $\cos -2\pi k/N + j \sin -2\pi k/N$

► $0/512, 1/512, 2/512, \dots, 255/512$

k	values
0	$\cos 2\pi(-0/512), \sin 2\pi(-0/512)$
1	$\cos 2\pi(-1/512), \sin 2\pi(-1/512)$
2	$\cos 2\pi(-2/512), \sin 2\pi(-2/512)$
3	$\cos 2\pi(-3/512), \sin 2\pi(-3/512)$
4	$\cos 2\pi(-4/512), \sin 2\pi(-4/512)$
5	$\cos 2\pi(-5/512), \sin 2\pi(-5/512)$
6	$\cos 2\pi(-6/512), \sin 2\pi(-6/512)$
7	$\cos 2\pi(-7/512), \sin 2\pi(-7/512)$
...	
255	$\cos 2\pi(-255/512), \sin 2\pi(-255/512)$

Hyeon-Ju Kang
67

○○○

cos, sin Look-Up Table

○○○

► Stage 2 $\cos -2\pi k/N + j \sin -2\pi k/N$

► $0/256, 1/256, 2/256, \dots, 127/256$

k	values
0	$\cos 2\pi(-0/256), \sin 2\pi(-0/256)$
1	$\cos 2\pi(-1/256), \sin 2\pi(-1/256)$
2	$\cos 2\pi(-2/256), \sin 2\pi(-2/256)$
3	$\cos 2\pi(-3/256), \sin 2\pi(-3/256)$
4	$\cos 2\pi(-4/256), \sin 2\pi(-4/256)$
5	$\cos 2\pi(-5/256), \sin 2\pi(-5/256)$
6	$\cos 2\pi(-6/256), \sin 2\pi(-6/256)$
7	$\cos 2\pi(-7/256), \sin 2\pi(-7/256)$
...	
127	$\cos 2\pi(-127/256), \sin 2\pi(-127/256)$

Hyeon-Ju Kang
68

Twiddle Factor Generation 2

- ▶ A new count `cnt_t` increases as `cnt_k`, but
 - ▶ stage 0: 0, 1, 2, 3, ...
 - ▶ stage 1: 0, 2, 4, 6, ...
 - ▶ stage 2: 0, 4, 8, 12, ...

Let's describe `cnt_t`.

Hyeon-Ju Kang

69

Outline

- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
 - ▶ I/F & Counting
 - ▶ Datapath
 - ▶ Twiddle Factor
 - ▶ Testbench & Further Works
- ▶ Verilog Implementation – Pipelined

Hyeon-Ju Kang

70



Testbench Idea



- ▶ To use DPI
 - ▶ Input stimulus is generated in C and transferred to Verilog through DPI.
 - ▶ The output of Verilog is compared with that of C.

Hyeon-Ju Kang

71



DPI Functions



```

int      fft_in[1024];
t_complex  fft_out[1024];
void init_fft(void) {
    int i;
    for(i=0; i<1024; i++) {
        fft_in[i] = (i<5) ? 32767 : (i>=1019) ? 32767 : 0;
    }
    fft(fft_in, fft_out);
}

unsigned get_input(void) {
    static int rp = 0;
    return fft_in[rp++] & 0xffff;
}

unsigned get_output(void) {
    static int rp = 0;
    unsigned out = ((fft_out[rp].i & 0xffff) << 16)
                  | (fft_out[rp].r & 0xffff);
    rp++;
    return out;
}
  
```

-----> at initialization

-----> input stimulus

-----> pre-calculation of FFT

-----> return input stimulus one by one

-----> to pack 16-bit real and imaginary into a 32-bit vector

-----> return output result one by one

Hyeon-Ju Kang

72

Testbench – Initialization

```

module top_fft;

reg    clk, n_reset;
reg    start;
wire   ready;

initial begin
    $vcdplusfile("top_fft.vpd");
    $vcdpluseon("top_fft", 0);
end
initial clk = 1'b0;
always #5 clk = ~clk;

import "DPI" function void init_fft();
import "DPI" function int unsigned get_input();
import "DPI" function int unsigned get_output(); } import DPI functions

```

Hyeon-Ju Kang

73

DUT Inst. & Mem. Modeling

```

wire      cs, we;      reg [31:0] mem_data[0:1023];
wire [9:0] addr;
wire [31:0] w_data;
reg [31:0] r_data;

fft i_fft (
    .clk(clk)
    , .n_reset(n_reset)
    , .start(start)
    , .ready(ready)

    , .cs(cs)
    , .we(we)
    , .addr(addr)
    , .w_data(w_data)
    , .r_data(r_data)
);

always@(posedge clk) begin
    if(cs == 1'b1) begin
        if(we == 1'b1) mem_data[addr] <= w_data;
        else r_data <= mem_data[addr];
    end
end

```

Hyeon-Ju Kang

74

Testbench – Input Stimulus

```

int    i;
reg [31:0] c_data;
initial begin
    n_reset = 1'b1;
    start = 1'b0;
    init_fft();
    for(i=0;i<1024;i++) begin
        mem_data[i] = get_input();
    end
    #3;
    n_reset = 1'b0;
    #20;
    n_reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    start = 1'b1;
    @(posedge clk);
    start = 1'b0;

```

} upload the input stimulus to memory

} assert start

Hyeon-Ju Kang

75

Testbench – Output Check

```

@(posedge ready);
@(posedge clk);
for(i=0;i<1024;i++) begin
    c_data = get_output();
    if(mem_data[i] != c_data) begin
        $display("Error: mem_data[%d] = %8X, c_data = %8X"
            , i, mem_data[i], c_data);
    end
end
end
@(posedge clk);
@(posedge clk);
$finish;
end

```

-----> when done

} check output

Hyeon-Ju Kang

76

Further Works – Cycle Reduction

Cycle 0: Read assert for Mem[j*p+k]
 Cycle 1: Mem data → in0, Read assert for Mem[j*p+k+p/2]
 Cycle 2: Mem data → in1
 Cycle 3: in0 + in1 → bf0, in0 - in1 → bf1
 Cycle 4: bf1 * twid → bfmul
 Cycle 5: Write assert for Mem[j*p+k] with bf0
 Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul



Let's reduce one cycle.

Hyeong-Ju Kang

77

Further Works – Pipeline

► Non-pipelined

R	D	ADD	W	W	R	R	D	ADD	W	W	R	R	D	ADD	W
D		SUB	MUL			D		SUB	MUL			D		SUB	MUL

► Pipelined

Let's a draw pipelined schedule.
 (A double port memory may be required.)



Hyeong-Ju Kang

78

Further Works – Pipeline

Let's a draw pipelined schedule without a double port memory.

79

Further Works – Bank

- ▶ 4 memory accesses are required.
 - ▶ 2 reads and 2 writes
- ▶ If the memory is divided to two banks, two memory access can be processed at the same time.

Mem

Mem0 Mem1

R	D	ADD	MUL	W
R	D	SUB		W

80

○○○

Further Works – Bank

○○○

▶ Pipelined – 2 cycles/butterfly

Let's a draw pipelined schedule.

Hyeong-Ju Kang
81

○○○

Further Works – Bank

○○○

▶ Can 2 reads and 2 writes always be processed at the same time?

- ▶ 2 reads at different banks
- ▶ 2 writes at different banks


Hyeong-Ju Kang
82



Further Works – Bank



Bank selection



Hyeon-Ju Kang


83



Further Works – Bank



Bank selection



Hyeon-Ju Kang


84

○○○

Outline

○○○

- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
- ▶ Verilog Implementation – Pipelined
 - ▶ Idea
 - ▶ Butterfly Stage
 - ▶ Testbench & Configurable Module
 - ▶ Further Works



Hyeon-Ju Kang
85



○○○



Architecture Comparison



○○○

- ▶ Memory-based
 - ▶ A whole input data set is stored in a memory.
 - ▶ The FFT module processes data stage by stage, accessing the memory.
 - ▶ Double buffering may be required.
- ▶ Pipelined
 - ▶ Stream-input, stream-output
 - ▶ Pipeline between stages
 - ▶ Each stage is processed by a sub-module.


Hyeon-Ju Kang
86









$$16 \times 1 \rightarrow 8 \times 2 \rightarrow 4 \times 4$$

↓
#proc (2x8)





Outline



- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
- ▶ Verilog Implementation – Pipelined
 - ▶ Idea
 - ▶ Butterfly Stage
 - ▶ Integration & Testbench
 - ▶ Configurable Module & Further Works

Hyeon-Ju Kang


95







Stage Module Operation



- ▶ Operation cycle







Counting

```

wire      last_o = (cnt_o == 4);
wire      last_k = (cnt_k == 1023);

always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        cnt_k <= 'b0;
        cnt_o <= 7;
        i_data_d <= 'b0;
        first_garbage <= 1'b1;
    end else begin
        Let's describe cnt_o.

        if(i_strb == 1'b1) i_data_d <= i_data;
    end
end

```

101

Hyeon-Ju Kang

Memory Access

```



wire      cs;
wire      we;
reg [8:0]  addr;
wire [31:0] r_data;
wire [31:0] w_data;

assign cs =
assign we =
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        end
end
end

```

102

Hyeon-Ju Kang



Address Calculation

```

wire      cs;
wire      we;
reg [8:0] addr;
wire [31:0] r_data;
wire [31:0] w_data;

assign cs = (cnt_o == 0) || (cnt_o == 4);
assign we = (cnt_o == 4);
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        addr <= 'b0;
    end else begin
        Let's describe addr.
    end
end

```

Let's describe addr.

105

Datapath

Let's describe the following signals.
 - in0(in0_r, in0_i), in1(in1_r, in1_i)

R	D	ADD SUB	MUL	W O
---	---	------------	-----	--------

106

Datapath

Let's describe the following signals.

- $bf0(bf0_r, bf0_i)$, $bf1(bf1_r, bf1_i)$

R	D	ADD SUB	MUL	W O
---	---	------------	-----	--------

twiddle factor

107

Hyeon-Ju Kang

Twiddle Factor Generation

Let's describe the following signals.

- $twid_lut$
- $twid_r$, $twid_i$

R	D	ADD SUB	MUL	W O
---	---	------------	-----	--------

108

Hyeon-Ju Kang

Datapath

Let's describe the following signals.

- bfmul(bfmul_r, bfmul_i)

R	D	ADD SUB	MUL	W O
---	---	------------	-----	--------

twiddle factor

109

Hyeon-Ju Kang

Output

Let's describe the following signals and instantiate a memory.

- w_data
- o_strb, o_data

twiddle factor

110

Hyeon-Ju Kang

Memory Instantiation

```

mem_single #(
    .WD(32)
    , .DEPTH(512)
) i_mem (
    .clk(clk)
    , .cs(cs)
    , .we(we)
    , .addr(addr)
    , .din(w_data)
    , .dout(r_data)
);
endmodule

```

Hyeon-Ju Kang 111

Garbage Output

▶ N-point butterfly stage

$\xleftrightarrow{\text{N/2 inputs}}$		$\xleftrightarrow{\text{N/2 inputs}}$	
Output with Read Write to Mem	BF with Input & Read Output & Write		

- ▶ At the first half of inputs, the results of the previous inputs are going out from memory.
- ▶ At the very first, garbage data are going out.
 - ▶ Those should be blocked.

Hyeon-Ju Kang 112

Garbage Block

```

reg          first_garbage;
...
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        ...
        first_garbage <= 1'b1;
    end else begin
        ...
        if(last_o == 1'b1) begin
            ...
            if(cnt_k == 511) first_garbage <= 1'b0;
        end
        ...
    end
end
...
assign o_strb = (cnt_o == 4) && (first_garbage == 1'b0);
...

```

113

Stage 1 Module

The diagram illustrates the Stage 1 Module architecture. It shows two butterfly blocks. The first butterfly block takes inputs $x[0]$, $x[1]$, $x[2]$, and $x[3]$ and produces outputs $X[0]$, $X[4]$, $X[2]$, and $X[6]$. The second butterfly block takes inputs $x[5]$, $x[6]$, and $x[7]$ and produces outputs $X[1]$, $X[5]$, $X[3]$, and $X[7]$. The diagram highlights two loops: 'loop k' and 'loop j'. 'loop k' is indicated by an orange dashed box around the first butterfly block, and 'loop j' is indicated by an orange dashed box around the second butterfly block. The text 'No difference between butterfly block' is written near the first butterfly block. The text 'Only loop k is required to count 512 inputs.' is written at the bottom.

114



Stage 1 – Modification



```

module fft_pipe_stg0 (
    reg      [9:0]    cnt_k;
    wire      last_k = (cnt_k == 1023);

    if(cnt_k == 511) first_garbage <= 1'b0;

    reg      [8:0]    addr;

    wire signed [9:0]  cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];
    wire signed [9:0]  sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];

    case(cnt_k[7:0])

    assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
    assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};

    mem_single #(
        .WD(32)
        , .DEPTH(512)
    ) i_mem (

```

1024 points
→ 512 points

Hyeon-Ju Kang

115




Stage 1 – Look-Up Table



- ▶ Stage 1 $\cos -2\pi k/N + j \sin -2\pi k/N$
- ▶ $0/512, 1/512, 2/512, \dots, 255/512$

k	values
0	$\cos 2\pi(-0/512), \sin 2\pi(-0/512)$
1	$\cos 2\pi(-1/512), \sin 2\pi(-1/512)$
2	$\cos 2\pi(-2/512), \sin 2\pi(-2/512)$
3	$\cos 2\pi(-3/512), \sin 2\pi(-3/512)$
4	$\cos 2\pi(-4/512), \sin 2\pi(-4/512)$
5	$\cos 2\pi(-5/512), \sin 2\pi(-5/512)$
6	$\cos 2\pi(-6/512), \sin 2\pi(-6/512)$
7	$\cos 2\pi(-7/512), \sin 2\pi(-7/512)$
...	
255	$\cos 2\pi(-255/512), \sin 2\pi(-255/512)$



Hyeon-Ju Kang

116



Stage 1 – LUT Generation



```
#include <stdio.h>
#include <math.h>
```

1024 points
→ 512 points

```
int main(void) {
    const float pi = acos(-1.0);
    int k, c, s;
    for(k=0; k<256; k++) {
        c = floor(cos(-2*pi*k/1024)*511 + 0.5);
        s = floor(sin(-2*pi*k/1024)*511 + 0.5);
        printf("\t\t%d: twid_lut = {-10'd%d, 10'd%d};\n", k, -s, c);
    }
}
```

Hyeon-Ju Kang

117



Stage 2 – Modification



```
module fft_pipe_stg0 (
```

1024 points
→ 256 points

```
    reg    [9:0]    cnt_k;
    wire    last_k = (cnt_k == 1023);

    if(cnt_k == 511) first_garbage <= 1'b0;

    reg    [8:0]    addr;

    wire signed [9:0]    cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];
    wire signed [9:0]    sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];

    case(cnt_k[7:0])

    assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
    assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};

    mem_single #(
        .WD(32)
        , .DEPTH(512)
    ) i_mem (
```

Hyeon-Ju Kang

118




Stage 2 – Look-Up Table



- Stage 2 $\cos -2\pi k/N + j \sin -2\pi k/N$
- $0/256, 1/256, 2/256, \dots, 127/256$

k	values
0	$\cos 2\pi(-0/256), \sin 2\pi(-0/256)$
1	$\cos 2\pi(-1/256), \sin 2\pi(-1/256)$
2	$\cos 2\pi(-2/256), \sin 2\pi(-2/256)$
3	$\cos 2\pi(-3/256), \sin 2\pi(-3/256)$
4	$\cos 2\pi(-4/256), \sin 2\pi(-4/256)$
5	$\cos 2\pi(-5/256), \sin 2\pi(-5/256)$
6	$\cos 2\pi(-6/256), \sin 2\pi(-6/256)$
7	$\cos 2\pi(-7/256), \sin 2\pi(-7/256)$
...	
127	$\cos 2\pi(-127/256), \sin 2\pi(-127/256)$



Hyeon-Ju Kang

119



Stage 2 – LUT Generation



```
#include <stdio.h>
#include <math.h>

int main(void) {
    const float pi = acos(-1.0);
    int k, c, s;
    for(k=0; k<256; k++) {
        c = floor(cos(-2*pi*k/1024)*511 + 0.5);
        s = floor(sin(-2*pi*k/1024)*511 + 0.5);
        printf("\t\t%d: twid_lut = {-10'd%d, 10'd%d};\n", k, -s, c);
    }
}
```

1024 points
→ 256 points

Hyeon-Ju Kang

120

○○○

Other Stages

○○○

▶ Let's make modules for stage 3, 4, ..., 7.

▶ 128, 64, ..., 8 points

Hyeon-Ju Kang
121

○○○

Stage 8 – Modification

○○○

```

module fft_pipe_stg0 (
    reg      [9:0]  cnt_k;
    wire      last_k = (cnt_k == 1023);

    if(cnt_k == 511) first_garbage <= 1'b0;

    reg      [8:0]  addr;

    wire signed [9:0]  cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];
    wire signed [9:0]  sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];

    case(cnt_k[7:0])

    assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
    assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};

    mem_single #(
        .WD(32)
        , .DEPTH(512)
    ) i_mem (

```

Hyeon-Ju Kang
122

Look-Up Table – Stage 7 & 8

▶ Stage 7 – 8 points

▶ 0/8, 1/8, 2/8, 3/8

▶ Stage 8 – 4 points

▶ 0/4, 1/4

```

always@(*) begin
  case(cnt_k[0])
    0: twid_lut = {-10'd0,10'd511};
    1: twid_lut = {-10'd361,10'd361};
  endcase
end

```

```

always@(*) begin
  case(cnt_k[??])
    ?: twid_lut = {-10'd0,10'd511};
  endcase
end

```

Hyeon-Ju Kang 123

Stage 9 – Modification

```

module fft_pipe_stg0 (
  reg      [9:0]  cnt_k;
  wire      last_k = (cnt_k == 1023);

  if(cnt_k == 511) first_garbage <= 1'b0;

  reg      [8:0]  addr;

  wire signed [9:0]  cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];
  wire signed [9:0]  sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];

  case(cnt_k[7:0])

  assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
  assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};

  mem_single #(
    .WD(32)
    , .DEPTH(512)
  ) i_mem (

```


1024 points
→ 2 points

Hyeon-Ju Kang 124

Stage 9 – Look-Up Table

Stage 9 – 2 points

o/2



```

wire signed [9:0] cos = (cnt_k[-1:0]<0) ? ...
wire signed [9:0] sin = (cnt_k[-1:0]<0) ? ...
always@(*) begin
  case(cnt_k[??])
    ?: twid_lut = {-10'd0,10'd511};
  endcase
end


```

Hyeon-Ju Kang

125

Stage 9 – Memory Instantiation

The memory has only one entry.



```

reg [31:0] mem_data;
always@(posedge clk or negedge n_reset) begin
  if(n_reset == 1'b0) begin
    mem_data <= 'b0;
  end else begin
    if((cs == 1'b1) && (we == 1'b1)) begin
      mem_data <= w_data;
    end
  end
end
assign r_data = mem_data;

```

Hyeon-Ju Kang

126



Outline



- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
- ▶ Verilog Implementation – Pipelined
 - ▶ Idea
 - ▶ Butterfly Stage
 - ▶ Integration & Testbench
 - ▶ Configurable Module & Further Works

Hyeon-Ju Kang

127



FFT Module



```

module fft (
    input      clk
    , input    n_reset

    , input    i_strb
    , input    [31:0] i_data
    , output   [31:0] o_strb
    , output   [31:0] o_data
);
    wire      o_strb0;
    wire[31:0] o_data0;
    wire      o_strb1;
    wire[31:0] o_data1;
    wire      o_strb2;
    ...
    wire      o_strb9;
    wire[31:0] o_data9;

    fft_pipe_stg0 i_stg0 (
        .clk(clk)
        , .n_reset(n_reset)

        , .i_strb(i_strb)
        , .i_data(i_data)
        , .o_strb(o_strb0)
        , .o_data(o_data0)
    );

    fft_pipe_stg1 i_stg1 (
        .clk(clk)
        , .n_reset(n_reset)

        , .i_strb(o_strb0)
        , .i_data(o_data0)
        , .o_strb(o_strb1)
        , .o_data(o_data1)
    );

```

Hyeon-Ju Kang

128

FFT Module

```

fft_pipe_stg3 i_stg3 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb2)
    , .i_data(o_data2)
    , .o_strb(o_strb3)
    , .o_data(o_data3)
);
fft_pipe_stg4 i_stg4 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb3)
    , .i_data(o_data3)
    , .o_strb(o_strb4)
    , .o_data(o_data4)
);
...
fft_pipe_stg8 i_stg8 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb7)
    , .i_data(o_data7)
    , .o_strb(o_strb8)
    , .o_data(o_data8)
);
fft_pipe_stg9 i_stg9 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb8)
    , .i_data(o_data8)
    , .o_strb(o_strb9)
    , .o_data(o_data9)
);
assign o_strb = o_strb9;
assign o_data = o_data9;
endmodule

```

129

Testbench – Initialization

```

module top_fft;

reg          clk, n_reset;
reg          i_strb;
reg [31:0]   i_data;
wire         o_strb;
wire [31:0]  o_data;

initial begin
    $vcdplusfile("top_fft.vpd");
    $vcdpluson(0, top_fft);
end
initial clk = 1'b0;
always #5 clk = ~clk;

import "DPI" function void init_fft();
import "DPI" function int unsigned get_input();
import "DPI" function int unsigned get_output();

```

130

Testbench – Input Stimulus

```

int    i;
initial begin
    n_reset = 1'b1;
    i_strb = 1'b0;
    i_data = 'bx;
    init_fft();
    #3;
    n_reset = 1'b0;
    #20;
    n_reset = 1'b1;
    @(posedge clk);
    @(posedge clk);
    repeat(2) begin
        for(i=0;i<1024;i++) begin
            #1;
            i_strb = 1'b1;
            i_data = get_input();
            @(posedge clk);
            #1;
        end
    end
end

4 cycle interval {
    i_strb = 1'b0;
    i_data = 'bx;
    repeat(4) @(posedge clk);
end
end
@(posedge clk);
@(posedge clk);
@(posedge clk);
$finish;
end

} after one input

```

Hyeon-Ju Kang

131

Testbench – Output Check

```

fft i_fft (
    .clk(clk)
    , .n_reset(n_reset)
    , .i_strb(i_strb)
    , .i_data(i_data)
    , .o_strb(o_strb)
    , .o_data(o_data)
);

int j;
reg [31:0] c_data;
initial begin
    for(j=0;j<1024;j++) begin
        @(posedge o_strb);
        @(posedge clk);
        c_data = get_output();
        if(o_data != c_data) begin
            $display("Error: o_data[%d] = %8X, c_data = %8X"
                , j, o_data, c_data);
        end
    end
end
end
endmodule

```

check output at o_strb

Hyeon-Ju Kang


132

○○○

Outline

○○○

- ▶ Fast Fourier Transform (FFT)
- ▶ C Implementation
- ▶ Fixed Point Implementation
- ▶ Verilog Implementation – Memory-based
- ▶ Verilog Implementation – Pipelined
 - ▶ Idea
 - ▶ Butterfly Stage
 - ▶ Integration & Testbench
 - ▶ Configurable Module & Further Works




Hyeon-Ju Kang 133

○○○

Paramerization

○○○

- ▶ Stage 0 ~ Stage 9 modules
 - ▶ 1024, 512, 256, ..., 2 points
 - ▶ Almost the same code
 - ▶ Different in a few numbers
 - ▶ → Let's parameterize.



Hyeon-Ju Kang 134

○○○

Parameterization

○○○

```

module fft_pipe_stg_param #(
    N = 1024
) (
    input    clk
    , input  n_reset

    , input          i_strb
    , input [31:0]   i_data
    , output         o_strb
    , output [31:0]  o_data
);

localparam W_K = $clog2(N);
reg  [31:0] i_data_d;
reg  [W_K-1:0] cnt_k; // counting input data
reg  [2:0] cnt_o; // counting butterfly operation
reg          first_garbage;

wire        last_o = (cnt_o == 4);
wire        last_k = (cnt_k == N-1);

```

1024 points
→ N points

Hyeon-Ju Kang

135

○○○

Parameterization

○○○

```

if(cnt_k == 511) first_garbage <= 1'b0;

reg  [8:0]  addr;

wire signed [9:0] cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];
wire signed [9:0] sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];

case(cnt_k[7:0])

assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};

mem_single #(
    .WD(32)
    , .DEPTH(512)
) i_mem (

```

1024 points
→ N points

Hyeon-Ju Kang

136

Twiddle Factor LUT

► Different LUTs should be described for each N.

```

if(N==1024) begin
  always@(*) begin
    case(cnt_k[7:0])
      0: twid_lut = {-10'd0,10'd511};
      1: twid_lut = {-10'd3,10'd511};
      ...
    endcase
  end
end else if(N==512) begin
  always@(*) begin
    case(cnt_k[6:0])
      0: twid_lut = {-10'd0,10'd511};
      1: twid_lut = {-10'd6,10'd511};
      ...
    endcase
  end
end else if(N==256) begin
  ...
end

```

Hyeon-Ju Kang 137

Twiddle Factor LUT

► One LUT, but different indexing.

```

always@(*) begin
  case(cnt_k[W_K-3:0] << (10-W_K))
    0: twid_lut = {-10'd0,10'd511};
    1: twid_lut = {-10'd3,10'd511};
    2: twid_lut = {-10'd6,10'd511};
    ...
    253: twid_lut = {-10'd511,10'd9};
    254: twid_lut = {-10'd511,10'd6};
    255: twid_lut = {-10'd511,10'd3};
  endcase
end

```

For N=1024 and W_K=10,
cnt_k[7:0] << 0

For N=512 and W_K=9,
cnt_k[6:0] << 1

For N=256 and W_K=8,
cnt_k[5:0] << 2

► But, big LUTs for all modules?

Hyeon-Ju Kang 138

Edge Cases

▶ If $N = 4$ or $N = 2$, isn't there a problem?

Consider the followings.

$N = 4 \rightarrow W_K = 2$

$N = 2 \rightarrow W_K = 1$

1024 points
→ N points

Hyeon-Ju Kang

139

Twiddle Factor Generation

```

wire signed [9:0] cos;
wire signed [9:0] sin;
wire [7:0] lut_idx;
if(N>4) begin

end else if(N==4) begin

end else if(N==2) begin

end
  
```

} normal cases

} edge cases
→ cases discussed in the previous section (stage 8 and stage 9)

Hyeon-Ju Kang

140

Memory Instantiation

```

reg      [W_K-1:0]  addr;    // W_K-2 is right.
if(N>2) begin

end else begin

end
end

```

normal cases

edge cases
→ cases discussed in the previous section (stage 9)

141

Hyeon-Ju Kang

Naïve Integration

```

module fft (
    input      clk
    , input    n_reset
    , input    i_strb
    , input    [31:0] i_data
    , output    [31:0] o_strb
    , output    [31:0] o_data
);
    wire      o_strb0;
    wire[31:0] o_data0;
    wire      o_strb1;
    wire[31:0] o_data1;
    wire      o_strb2;
    ...
    wire      o_strb9;
    wire[31:0] o_data9;

    fft_pipe_stg_param #(
        .N(1024)
    ) i_stg0 (
        .clk(clk)
        , .n_reset(n_reset)
        , .i_strb(i_strb)
        , .i_data(i_data)
        , .o_strb(o_strb0)
        , .o_data(o_data0)
    );

    fft_pipe_stg_param #(
        .N(512)
    ) i_stg1 (
        .clk(clk)
        , .n_reset(n_reset)
        , .i_strb(o_strb0)
        , .i_data(o_data0)
        , .o_strb(o_strb1)
        , .o_data(o_data1)
    );
endmodule

```

142

Hyeon-Ju Kang



Naïve Integration



```
fft_pipe_stg_param #(
    .N(256)
) i_stg3 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb2)
    , .i_data(o_data2)
    , .o_strb(o_strb3)
    , .o_data(o_data3)
);
...
fft_pipe_stg _param #(
    .N(4)
) i_stg8 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb7)
    , .i_data(o_data7)
    , .o_strb(o_strb8)
    , .o_data(o_data8)
);

fft_pipe_stg _param #(
    .N(2)
) i_stg9 (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(o_strb8)
    , .i_data(o_data8)
    , .o_strb(o_strb9)
    , .o_data(o_data9)
);
assign o_strb = o_strb9;
assign o_data = o_data9;
endmodule
```



Integration With Generate



```
module fft (
    input      clk
    , input      n_reset
    , input      i_strb
    , input [31:0] i_data
    , output [31:0] o_strb
    , output [31:0] o_data
);
wire [9:0] i_strbs;
wire [9:0][31:0] i_datas;
wire [9:0] o_strbs;
wire [9:0][31:0] o_datas;

genvar i;
for(i=0;i<10;i++) begin
    if(i==0) begin
        assign i_strbs[i] = i_strb;
        assign i_datas[i] = i_data;
    end else begin
        assign i_strbs[i] = o_strbs[i-1];
        assign i_datas[i] = o_datas[i-1];
    end
end

fft_pipe_stg_param #(
    .N(1024/(2**i))
) i_stg (
    .clk(clk)
    , .n_reset(n_reset)

    , .i_strb(i_strbs[i])
    , .i_data(i_datas[i])
    , .o_strb(o_strbs[i])
    , .o_data(o_datas[i])
);
end

assign o_strb = o_strbs[9];
assign o_data = o_datas[9];
endmodule
```


○○○

Further Works

○○○

▶ Operation level pipeline

R	D	ADD	MUL	W
		SUB		O

Let's draw operation level pipeline.

Hyeong-Ju Kang

145

○○○

Further Works

○○○

▶ Operation level pipeline

R	D	ADD	MUL	W
		SUB		O

Let's draw operation level pipeline.

Hyeong-Ju Kang

146

○○○


Further Works

○○○

▶ Operation level pipeline

R	D	ADD SUB	MUL	W O
---	---	------------	-----	--------

Let's draw operation level pipeline.



Hyeong-Ju Kang
147

○○○


Further Works

○○○

▶ How to reduce cycles?

Let's reduce the average cycles/butterfly to 2.

$m/2$




Hyeong-Ju Kang
148



Further Works – Pairing



- ▶ 2 memory accesses are required.
 - ▶ 1 read and 1 write
- ▶ Pairing
 - ▶ Two data on consecutive places are paired into one entry.



Hyeon-Ju Kang


149



Further Works – Pairing



- ▶ Pairing
 - ▶ Two data on consecutive places are paired into one entry.



Hyeon-Ju Kang

150



Further Works – Pairing



▶ Pairing

- ▶ Two data on consecutive places are read and write at the same time.
- ▶ Pairing is possible because of consecutive accesses with incrementing addresses.

Hyeong-Ju Kang

151



Further Works – FFT Specific



	Memory-based	Pipelined
Memory Size	N	$N/2 + N/4 + \dots + 1 = N$
Cycles/Frame	$\log N * N/2 * C / BF$	$N * C$
# of BF	-	$\log N$

- ▶ Operator efficiency is higher in memory-based.
 - ▶ BF operators in the pipelined structure do nothing in the half of the time.
 - ▶ Can we place many BFs in the memory-based structure?
- ▶ Equal memory requirement?
 - ▶ The data width should be increased by 1-bit at each stage.
 - ▶ At the final stage, the data have additional $\log N$ bits.
 - ▶ In the memory-based structure, the memory should be able to accommodate the longest bit width.

Hyeong-Ju Kang

152

