





OOO Outline • Fast Fourier Transform (FFT) • C Implementation • Fixed Point Implementation • Verilog Implementation – Memory-based • Verilog Implementation – Pipelined




Fourier Series • Fourier series • A periodic function can be composed of harmonically related sinusoids combined by a weighted summation. Trigonometric Form $f(t) = \frac{A_0}{2} + \sum_{n=1}^{\infty} (A_n \cos n\omega_0 t + B_n \sin n\omega_0 t) \qquad f(t) = \sum_{n=-\infty}^{\infty} \alpha_n e^{jn\omega_0 t}$ $A_0 = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) dt \qquad \alpha_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) e^{-jn\omega_0 t} dt$ $A_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) \cos -n\omega_0 t \ dt$ $B_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) \sin -n\omega_0 t \ dt$ Figure Series Complex Exponential Form $f(t) = \sum_{n=-\infty}^{\infty} \alpha_n e^{jn\omega_0 t}$ $\alpha_n = \frac{2}{T} \int_{t_0}^{t_0+T} f(t) e^{-jn\omega_0 t} dt$ $\omega_0 = \frac{2\pi}{T}$









Fast Fourier Transform

• to reduce the number of operations


$$X[k] = \sum_{n=0}^{N-1} x[n]W_N^{nk}$$


$$= \sum_{n=0}^{N-1} x[n]W_N^{nk} + \sum_{n \text{ odd}} x[n]W_N^{nk}$$


$$= \sum_{n=0}^{N/2-1} x[2r]W_N^{2rk} + \sum_{n=0}^{N/2-1} x[2r+1]W_N^{(2r+1)k}$$


$$= \sum_{n=0}^{N/2-1} x[2r](W_N^2)^{rk} + W_N^k \sum_{n=0}^{N/2-1} x[2r+1](W_N^2)^{rk}$$


$$= \sum_{n=0}^{N/2-1} x[2r]W_N^{rk} + W_N^k \sum_{n=0}^{N/2-1} x[2r+1]W_N^{rk}$$






























```
typedef struct {
    float r, i;
} t_complex;

void complex_add(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = src0.r + src1.r;
    dst->i = src0.i + src1.i;
}


void complex_sub(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = src0.r - src1.r;
    dst->i = src0.i - src1.i;
}

void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
    dst->r = src0.r * src1.r - src0.i * src1.i;
    dst->i = src0.r * src1.i + src0.i * src1.r;
}
```




```
FFT Function
void fft(float in[1024], t_complex out[1024]) {
    int i, j, k, p;
    for(i=0;i<1024;i++) {
                                 store the input data
         out[i].r = in[i];
         out[i].i = 0;
                                     in out array
    for(i=0,p=1024;i<10;i++,p/=2) {
         for(j=0;j<1024/p;j++) {
              for(k=0;k<p/2;k++) {
                  t_complex bf0, bf1;
                  complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
get two data
                  twiddle_mul(&bf1, k, p);
                  out[j*p+k] = bf0;
                  out[j*p+k] = bf0;
out[j*p+k+p/2] = bf1;
at the positions
    }
```


```
Testbench – sin Input
int bit_reverse(int in) {
    int i, out = 0;
    for(i=0;i<10;i++) {
        out <<= 1; out |= in & 0x01; in >>= 1;
    return out;
int main(void) {
                fft_in[1024];
    float
                fft_out[1024];
    t_complex
                                                Frequency 100
    int
            i;
                                         (100 repetition in 1024 points)
    const float pi = acos(-1.0);
                                           → corresponding to X[100]
    for(i=0;i<1024;i++) {
        fft_in[i] = sin(2*pi*i*100,1024);
    fft(fft_in, fft_out);
    for(i=0;i<1024;i++) {
       printf("%f %f\n",fft_out[bit_reverse(i)].r,fft_out[bit_reverse(i)].i);
                                                                          24
                                 Hyeong-Ju Kang
```





```
Testbench — Rectangular


Testbench — Rectangul
```











```
typedef struct {
   int   r, i;
} t_complex;

void complex_add(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r + src1.r) >> 1;
   dst->i = (src0.i + src1.i) >> 1;
}

void complex_sub(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r - src1.r) >> 1;
   dst->i = (src0.i - src1.i) >> 1;
}


void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r * src1.i) >> 1;
}


void complex_mul(t_complex *dst, t_complex src0, t_complex src1) {
   dst->r = (src0.r * src1.r - src0.i * src1.i) >> 9;
   dst->i = (src0.r * src1.i + src0.i * src1.r) >> 9;
}

truncation for simplicity
```

```
FFT Function
void fft(int in[1024], t_complex out[1024]) {
    int i, j, k, p;
    for(i=0;i<1024;i++) {
        out[i].r = in[i];
        out[i].i = 0;
    for(i=0,p=1024;i<10;i++,p/=2) {
        for(j=0;j<1024/p;j++) {
            for(k=0;k<p/2;k++) {
                t_complex bf0, bf1;
                complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
                complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
                twiddle_mul(&bf1, k, p);
                out[j*p+k] = bf0;
                out[j*p+k+p/2] = bf1;
   }
```

```
Testbench – sin Input
float complex_mag(t_complex in) {
    return sqrt(in.r*in.r/32./32. + in.i*in.i/32./32.);
}
                                     why?
int main(void) {
            fft_in[1024];
    int
    t_complex fft_out[1024];
            i;
    const float pi = acos(-1.0);
                                                 why not 32768?
    for(i=0;i<1024;i++) {
        fft_in[i] = floor(sin(2*pi*i*100/1024) * 32767 + 0.5);
    fft(fft_in, fft_out);
    for(i=0;i<1024;i++) {
        printf("%f\n", complex_mag(fft_out[bit_reverse(i)]));
                                   Hyeong-Ju Kang
```





```
Module Input/Output
module fft (
             input
                       clk
                       n_reset
            , input
             input
                       start
            , output
                       ready
            , output
                               cs
            , output
                               we
            , output
                       [9:0]
                               addr
                               w_data
                       [31:0]
             output
            , input
                       [31:0]
                               r_data
);
reg
               on_proc; ----> 1 during the process
```

```
for Loops → Counting
    for(i=0,p=1024;i<10;i++,p/=2) {
         for(j=0;j<1024/p;j++) {
              for(k=0;k<p/2;k++) {
                                bf0, bf1;
                   t_complex
                   complex_add(&bf0, out[j*p+k], out[j*p+k+p/2]);
complex_sub(&bf1, out[j*p+k], out[j*p+k+p/2]);
                   twiddle_mul(&bf1, k, p);
                   out[j*p+k] = bf0;
                   out[j*p+k+p/2] = bf1;
              }
         }
cnt_p: 1024, 512, 256, ..., 2 \rightarrow 512, 256, 128, ..., 1
cnt_pi: inverse of cnt_p \rightarrow 1, 2, 4, ..., 512
cnt_j: 0, 1, 2, 3, ..., 1024/(cnt_p*2)-1 \rightarrow 0, 1, 2, 3, ..., cnt_pi-1
cnt_k: 0, 1, 2, 3, ..., cnt_p-1
cnt_o: ?? cycles for read, add/sub, mul, write
                                       Hyeong-Ju Kang
```


```
Counting


Let's describe the following signals cnt_o, cnt_k, cnt_j, cnt_p


cnt_o: 0, 1, 2, 3, ..., 6 cnt_k: 0, 1, 2, 3, ..., cnt_p-1 cnt_j: 0, 1, 2, 3, ..., cnt_pi-1 cnt_p: 512, 256, 128, ..., 1
```


```
○ ○ ○ Counting Initialization & Ready ○ ○ ○
assign ready = ~on_proc;
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
        on_proc <= 1'b0;
        cnt_p <= 10'h200;
        cnt_j <= 'b0;</pre>
        cnt_k <= 'b0;
cnt_o <= 'b0;
    end else begin
        if((on_proc == 1'b0) && (start == 1'b1)) begin
             on_proc <= 1'b1;
             cnt_p <= 10'h200;</pre>
                                                cnt_o: 0, 1, 2, 3, ..., ??
             cnt_j <= 'b0;</pre>
             cnt_k <= 'b0;
                                                cnt_k: 0, 1, 2, 3, ..., cnt_p-1
             cnt_o <= 'b0;
                                                cnt_j: 0, 1, 2, 3, ..., cnt_pi-1
        end
                                                cnt_p: 512, 256, 128, ..., 1
    end
end
                                                                               42
                                   Hyeong-Ju Kang
```


```
cnt_pi
              last_o = (cnt_o == 6);
wire
wire
              last_k = (cnt_k == cnt_p-1);
              last_j = (cnt_j == cnt_pi-1);
wire
              last_p = (cnt_p == 10'h001);
always@(posedge clk or negedge n_reset) begin
                        if(last_j == 1'b1) begin
    cnt_p <= cnt_p >> 1;
                            if(last_p == 1'b1) begin
                                 on_proc <= 1'b0;
                            end
                                                         cnt_o: 0, 1, 2, 3, ..., ??
                        end
                                                         cnt_k: 0, 1, 2, 3, ..., cnt_p-1
end
                                                         cnt_j: 0, 1, 2, 3, ..., cnt_pi-1
genvar i;
                                                         cnt_p: 512, 256, 128, ..., 1
for(i=0;i<10;i++) begin</pre>
    assign cnt_pi[i] = cnt_p[9-i];
                                           cnt_pi: inverse of cnt_p \rightarrow 1, 2, 4, ..., 512
                                      Hyeong-Ju Kang
```



























```
Address
          Cycle 0: Read assert for Mem[j*p+k]
          Cycle 1: Mem data \rightarrow in0, Read assert for Mem[j*p+k+p/2]
          Cycle 2: Mem data → in1
          Cycle 3: in0 + in1 \rightarrow bf0, in0 - in1 \rightarrow bf1
          Cycle 4: bf1 * twid → bfmul
          Cycle 5: Write assert for Mem[j*p+k] with bf0
          Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul
wire
        [9:0]
                addr0 = cnt_j*cnt_p*2 + cnt_k;
                addr1 = cnt_j*cnt_p*2 + cnt_k + cnt_p;
        [9:0]
assign addr = (cnt_o == 0) \mid \mid (cnt_o == 5)? addr0 : addr1;
  Multiplication does not seem so good.
      We can use a shifter because cnt p is one hot.
  In this lecture, let's use the incrementing property.
```





```
Address
          Cycle 0: Read assert for Mem[j*p+k]
          Cycle 1: Mem data \rightarrow in0, Read assert for Mem[j*p+k+p/2]
          Cycle 2: Mem data → in1
          Cycle 3: in0 + in1 \rightarrow bf0, in0 - in1 \rightarrow bf1
          Cycle 4: bf1 * twid → bfmul
          Cycle 5: Write assert for Mem[j*p+k] with bf0
          Cycle 6: Write assert for Mem[j*p+k+p/2] with bfmul
                                         j=1
                                                                   j=2
Mem[j*p+k]: 0, 1, 2, ..., p/2-1, p, p+1, p+2, ..., p+p/2-1, 2p, 2p+1, 2p+2, ...
Mem[j*p+k+p/2]:+p/2
addr0: 0, 1, 2, ..., cnt_p-1, cnt_p*2, +1, +2, ..., +cnt_p-1, cnt_p*4
       +1 +1 +1
                        cnt_p+1
                        when? at the end of the butterfly block = last of cnt_k
addr1: +cnt_p
```














Look-Up Table Reduction

- LUT indexing
 - k: 0~511 is 0~-π.

k: 0~511 is 0~-
$$\pi$$
.
 $if \ \theta \le -\frac{\pi}{2}$, $\begin{cases} \cos \theta = \sin(\theta + \pi/2) \\ \sin \theta = -\cos(\theta + \pi/2) \end{cases}$
 $-\pi < \theta \le -\frac{\pi}{2} \to -\frac{\pi}{2} < \theta + \frac{\pi}{2} \le 0$

$$\theta = -\frac{2\pi k}{1024}$$

$$\theta + \frac{\pi}{2} = -\frac{2\pi k}{1024} + \frac{\pi}{2}$$

$$= -\frac{2\pi (k - 256)}{1024}$$

rad

0, 1, 2, 3, ..., 255, 256, 257, 258, 259,..., 511

LUT index 0, 1, 2, 3, ..., 255, 0, 1, 2, 3,..., 255

Look-Up Table Description

$$if \ \theta \le -\frac{\pi}{2} \ , \begin{cases} \cos \theta = \sin(\theta + \pi/2) \\ \sin \theta = -\cos(\theta + \pi/2) \end{cases}$$

0, 1, 2, 3, ..., 255, 256, 257, 258, ..., 511

LUT index 0, 1, 2, 3, ..., 255, 0, 1, 2, ..., 255

assign cos = assign sin =

always@(*) begin case(

Let's complete the description.

0: begin lut_cos = 511; lut_sin = -0; end

1: begin lut_cos = 511; lut_sin = -3; end 2: begin lut_cos = 511; lut_sin = -6; end

255: begin lut_cos = 3; lut_sin = -511; end endcase

Hyeong-Ju Kang

64

```
Twiddle Factor Generation
                      twid_lut;
wire signed [9:0]
                      cos =
wire signed [9:0]
                       sin =
reg signed [9:0]
                      twid_r, twid_i;
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
         twid_r <= 'b0; twid_i <= 'b0;
                                           -- When?
    end else begin
                       ) begin
             twid_r <= cos; twid_i <= sin;</pre>
         end
    end
always@(*) begin
        0: twid_lut = {-10'd0,10'd511};
1: twid_lut = {-10'd3,10'd511};
         2: twid_lut = {-10'd6,10'd511};
                                                  How to write this code?
        254: twid_lut = {-10'd511,10'd6};
255: twid_lut = {-10'd511,10'd3};
    endcase
end
```


```
#include <stdio.h>
#include <math.h>


int main(void) {
    const float pi = acos(-1.0);
    int k, c, s;
    for(k=0;k<256;k++) {
        c = floor(cos(-2*pi*k/1024)*511 + 0.5);
        s = floor(sin(-2*pi*k/1024)*511 + 0.5);
        printf("\t\t\d: twid_lut = {-10'd\d,10'd\d};\n", k, -s, c);
    }
}


##include <stdio.h>
##include <stdio.h


##include <stdio.h>
##include <stdio.h


##i
```


















```
DUT Inst. & Mem. Modeling
wire
                            reg [31:0] mem_data[0:1023];
                cs, we;
wire
        [9:0]
                addr;
wire
        [31:0] w_data;
                            always@(posedge clk) begin
reg
        [31:0] r_data;
                                if(cs == 1'b1) begin
                                    if(we == 1'b1) mem_data[addr] <= w_data;</pre>
fft i_fft (
                                    else r_data <= mem_data[addr];</pre>
          .clk(clk)
        , .n_reset(n_reset) end
        , .start(start)
        , .ready(ready)
        , .cs(cs)
        , .we(we)
        , .addr(addr)
        , .w_data(w_data)
        , .r_data(r_data)
);
                                 Hyeong-Ju Kang
```


```
Testbench – Input Stimulus
reg [31:0] c_data;
initial begin
   n_reset = 1'b1;
   start = 1'b0;
   init_fft();
   for(i=0;i<1024;i++) begin
                                  upload the input stimulus to memory
       mem_data[i] = get_input();
   #3;
   n_reset = 1'b0;
   #20;
   n_reset = 1'b1;
   @(posedge clk);
   @(posedge clk);
   start = 1'b1;
   @(posedge clk);
                                   assert start
    start = 1'b0;
```
























































































```
Address Calculation
wire
                     cs;
wire
                     we;
          [8:0]
                     addr;
reg
wire
           [31:0]
                     r_data;
          [31:0]
                    w_data;
wire
assign cs = (cnt_o == 0) || (cnt_o == 4);
assign we = (cnt_o == 4);
always@(posedge clk or negedge n_reset) begin
   if(n_reset == 1'b0) begin
   addr <= 'b0;</pre>
     end else begin
                                                                     Let's describe addr.
     end
end
                                                                                              105
```
















```
Garbage Block

reg first_garbage;
...
always@(posedge clk or negedge n_reset) begin
    if(n_reset == 1'b0) begin
    ...
    first_garbage <= 1'b1;
end else begin
    ...
    if(last_o == 1'b1) begin
    ...
    if(cnt_k == 511) first_garbage <= 1'b0;
    end
    ...
end
end
end
...
assign o_strb = (cnt_o == 4) && (first_garbage == 1'b0);
...
```



```
Stage 1 – Modification
module fft_pipe_stg0 (
                                                                      1024 points
                                                                      → 512 points
         [9:0] cnt_k;
reg
                 last_k = (cnt_k == 1023);
if(cnt_k == 511) first_garbage <= 1'b0;</pre>
        [8:0]
                 addr;
wire signed [9:0] wire signed [9:0]
                      cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];</pre>
                     sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];</pre>
case(cnt_k[7:0])
assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};</pre>
assign o_data = (cnt_k < 512) ? \{in0_i[15:0], in0_r[15:0]\} : \{bf0_i, bf0_r\};
mem_single #(
                .WD(32)
             , .DEPTH(512)
) i_mem (
```



```
#include <stdio.h>
#include <math.h>

1024 points
#include <math.h>


512 points


int main(void) {
    const float pi = acos(-1.0);
    int k, c, s;
    for(k=0;k<256;k++) {
        c = floor(cos(-2*pi*k/1024)*511 + 0.5);
        s = floor(sin(-2*pi*k/1024)*511 + 0.5);
        printf("\t\t%d: twid_lut = {-10'd%d,10'd%d};\n", k, -s, c);
    }
}

##include <stdio.h>
#include <stdio.h

#includ
```

```
Stage 2 – Modification
module fft_pipe_stg0 (
                                                                          1024 points
                                                                          → 256 points
         [9:0] cnt_k;
reg
wire
                  last_k = (cnt_k == 1023);
if(cnt_k == 511) first_garbage <= 1'b0;</pre>
         [8:0]
                  addr;
wire signed [9:0] cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];</pre>
wire signed [9:0] sin = (cnt_k[8:0]<256)? twid_lut[19:10]: -twid_lut[9:0];
case(cnt_k[7:0])
assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};</pre>
mem_single #(
                .WD(32)
              , .DEPTH(512)
) i_mem (
                                      Hyeong-Ju Kang
```





```
OOO Other Stages


Let's make modules for stage 3, 4, ..., 7.

128, 64, ..., 8 points


**Nyeong-Tu Kang**


121
```


```
Stage 8 – Modification
module fft_pipe_stg0 (
                                                                                          1024 points
                                                                                           \rightarrow 4 points
reg
           [9:0] cnt_k;
                      last_k = (cnt_k == 1023);
wire
if(cnt_k == 511) first_garbage <= 1'b0;</pre>
           [8:0] addr;
wire signed [9:0] \cos = (cnt_k[8:0] < 256) ? twid_lut[9:0]: twid_lut[19:10]; wire signed [9:0] \sin = (cnt_k[8:0] < 256) ? twid_lut[19:10]: -twid_lut[9:0];
case(cnt_k[7:0])
assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};</pre>
mem_single #(
                    .WD(32)
                 , .DEPTH(512)
) i_mem (
                                             Hyeong-Ju Kang
```



```
Stage 9 – Modification
module fft_pipe_stg0 (
                                                                          1024 points
                                                                           → 2 points
         [9:0] cnt_k;
reg
                  last_k = (cnt_k == 1023);
wire
if(cnt_k == 511) first_garbage <= 1'b0;</pre>
         [8:0] addr;
wire signed [9:0] cos = (cnt_k[8:0]<256) ? twid_lut[9:0]: twid_lut[19:10];</pre>
wire signed [9:0] sin = (cnt_k[8:0]<256) ? twid_lut[19:10]: -twid_lut[9:0];
case(cnt_k[7:0])
assign w_data = (cnt_k < 512) ? i_data_d : {bfmul_i, bfmul_r};
assign o_data = (cnt_k < 512) ? {in0_i[15:0], in0_r[15:0]} : {bf0_i, bf0_r};</pre>
mem_single #(
                .WD(32)
              , .DEPTH(512)
) i_mem (
                                     Hyeong-Ju Kang
```








```
FFT Module
                                                                  000
module fft (
                                      fft_pipe_stg0 i_stg0 (
          input
                    clk
                                                     .clk(clk)
                                                   , .n_reset(n_reset)
        , input
                    n_reset
                                                   , .i_strb(i_strb)
        , input
                            i_strb
        , input
                    [31:0] i_data
                                                   , .i_data(i_data)
        , output
                                                   , .o_strb(o_strb0)
                            o_strb
                    [31:0] o_data
        , output
                                                   , .o_data(o_data0)
);
wire
            o_strb0;
                                      fft_pipe_stg1 i_stg1 (
wire[31:0] o_data0;
                                                    .clk(clk)
wire
            o_strb1;
                                                   , .n_reset(n_reset)
wire[31:0] o_data1;
                                                   , .i_strb(o_strb0)
            o_strb2;
wire
                                                   , .i_data(o_data0)
                                                   , .o_strb(o_strb1)
wire
            o_strb9;
wire[31:0] o_data9;
                                                   , .o_data(o_data1)
                                      );
                                                                         128
                                 Hyeong-Ju Kang
```


```
FFT Module
000
fft_pipe_stg3 i_stg3 (
                                       fft_pipe_stg8 i_stg8 (
              .clk(clk)
                                                     .clk(clk)
                                                   , .n_reset(n_reset)
            , .n_reset(n_reset)
                                                   , .i_strb(o_strb7)
            , .i_strb(o_strb2)
            , .i_data(o_data2)
                                                   , .i_data(o_data7)
                                                   , .o_strb(o_strb8)
              .o_strb(o_strb3)
                                                   , .o_data(o_data8)
              .o_data(o_data3)
fft_pipe_stg4 i_stg4 (
                                       fft_pipe_stg9 i_stg9 (
                                                     .clk(clk)
              .clk(clk)
                                                    , .n_reset(n_reset)
            , .n_reset(n_reset)
            , .i_strb(o_strb3)
                                                   , .i_strb(o_strb8)
            , .i_data(o_data3)
                                                   , .i_data(o_data8)
            , .o_strb(o_strb4)
                                                   , .o_strb(o_strb9)
            , .o_data(o_data4)
                                                   , .o_data(o_data9)
);
                                       );
                                       assign o_strb = o_strb9;
                                       assign o_data = o_data9;
                                       endmodule
                                 Hyeong-Ju Kang
                                                                          129
```

```
Testbench – Initialization
module top_fft;
                  clk, n_reset;
reg
reg
                  i_strb;
reg
         [31:0] i_data;
wire
                  o_strb;
wire
         [31:0] o_data;
initial begin
    $vcdplusfile("top_fft.vpd");
    $vcdpluson(0, top_fft);
initial clk = 1'b0;
always #5 clk = ~clk;
import "DPI" function void init_fft();
import "DPI" function int unsigned get_input();
import "DPI" function int unsigned get_output();
                                                                              130
                                    Hyeong-Ju Kang
```


```
Testbench – Input Stimulus
int
                            4 cycle interval
initial begin
                                                  i data = 'bx;
    n_reset = 1'b1;
                                                  repeat(4) @(posedge clk);
    i_strb = 1'b0;
    i_data = 'bx;
                                          end
    init_fft();
                                          @(posedge clk);
    #3;
                                          @(posedge clk);
    n_reset = 1'b0;
                                          @(posedge clk);
    #20;
                                          $finish;
    n_reset = 1'b1;
                                      end
    @(posedge clk);
    @(posedge clk);
    repeat(2) begin
        for(i=0;i<1024;i++) begin
            i_strb = 1'b1;
            i_data = get_input();
                                    after one input
            @(posedge clk);
```

```
Testbench – Output Check
fft i_fft (
              .clk(clk)
            , .n_reset(n_reset)
            , .i_strb(i_strb)
            , .i_data(i_data)
            , .o_strb(o_strb)
            , .o_data(o_data)
);
int j;
reg [31:0] c_data;
initial begin
    for(j=0;j<1024;j++) begin
        @(posedge o_strb);
        @(posedge clk);
        c_data = get_output();
                                                             check output
        if(o_data !== c_data) begin
                                                             at o_strb
            $display("Error: o_data[%d] = %8X, c_data = %8X"
                    , j, o_data, c_data);
        end
end
endmodule
                                Hyeong-Ju Kang
                                                                       132
```






```
Parameterization
module fft_pipe_stg_param #(
                                                                     1024 points
                                                                      → N points
) (
               input
             , input
                          n_reset
             , input
                                  i_strb
             , input
                          [31:0] i_data
             , output
                                  o_strb
                          [31:0] o_data
             , output
);
localparam W_K = $clog2(N);
                     i_data_d;
        [31:0]
reg
                     cnt_k; // counting input data
cnt_o; // counting butterfly operation
         [W_K-1:0]
reg
reg
         [2:0]
reg
                     first_garbage;
             last_o = (cnt_o == 4);
wire
wire
             last_k = (cnt_k == N-1);
```



```
Twiddle Factor LUT
Different LUTs should be described for each N.
    if(N==1024) begin
        always@(*) begin
            case(cnt_k[7:0])
                0: twid_lut = {-10'd0,10'd511};
1: twid_lut = {-10'd3,10'd511};
            endcase
        end
    end else if(N==512) begin
        always@(*) begin
            case(cnt_k[6:0])
                0: twid_lut = {-10'd0,10'd511};
                1: twid_lut = {-10'd6,10'd511};
            endcase
    end else if(N==256) begin
    end
```



```
Edge Cases

If N = 4 or N = 2, isn't there a problem?

Consider the followings.


N = 4 \rightarrow W_{-}K = 2


N = 2 \rightarrow W_{-}K = 1

1024 points

\rightarrow N points

Hyeong-Tu Kang
```





```
Naïve Integration
module fft (
                                      fft_pipe_stg_param #(
          input
                                                     .N(1024)
                    n_reset
        , input
                                      ) i_stg0 (
                                                     .clk(clk)
        , input
                            i_strb
                                                   , .n_reset(n_reset)
                    [31:0] i_data
        , input
        , output
                                                   , .i_strb(i_strb)
                            o_strb
                                                   , .i_data(i_data)
        , output
                    [31:0] o_data
                                                   , .o_strb(o_strb0)
                                                   , .o_data(o_data0)
            o_strb0;
                                      );
wire
wire[31:0] o_data0;
                                      fft_pipe_stg_param #(
wire
            o_strb1;
wire[31:0] o_data1;
                                                     .N(512)
                                      ) i_stg1 (
wire
            o_strb2;
                                                     .clk(clk)
            o_strb9;
wire
                                                   , .n_reset(n_reset)
wire[31:0] o_data9;
                                                   , .i_strb(o_strb0)
                                                   , .i_data(o_data0)
                                                   , .o_strb(o_strb1)
                                                   , .o_data(o_data1)
                                                                         142
                                 Hyeong-Ju Kang
```

```
Naïve Integration
                                       fft_pipe_stg _param #(
fft_pipe_stg_param #(
              .N(256)
                                                      .N(2)
) i_stg3 (
                                       ) i_stg9 (
               .clk(clk)
                                                      .clk(clk)
            , .n_reset(n_reset)
                                                    , .n_reset(n_reset)
                                                    , .i_strb(o_strb8)
             , .i_strb(o_strb2)
             , .i_data(o_data2)
                                                    , .i_data(o_data8)
                                                    , .o_strb(o_strb9)
             , .o_strb(o_strb3)
              .o_data(o_data3)
                                                    , .o_data(o_data9)
);
                                       );
fft_pipe_stg _param #(
                                       assign o_strb = o_strb9;
                                       assign o_data = o_data9;
) i_stg8 (
               .clk(clk)
                                       endmodule
            , .n_reset(n_reset)
            , .i_strb(o_strb7)
            , .i_data(o_data7)
            , .o_strb(o_strb8)
            , .o_data(o_data8)
);
```

```
Integration With Generate
module fft (
                                         fft_pipe_stg_param #(
        input
                                                 .N(1024/(2**i))
                       n_reset
      , input
                                         ) i_stg (
     , input
                          i_strb
                                                 .clk(clk)
      , input
                 [31:0]
                          i_data
                                               , .n_reset(n_reset)
      , output
                          o_strb
                 [31:0] o_data
                                               , .i_strb(i_strbs[i])
      , output
                                               , .i_data(i_datas[i])
                                               , .o_strb(o_strbs[i])
                                               , .o_data(o_datas[i])
wire [9:0]
                 i strbs;
wire [9:0][31:0] i_datas;
wire [9:0]
                                      end
                 o_strbs;
wire [9:0][31:0] o_datas;
                                      assign o_strb = o_strbs[9];
genvar i;
                                      assign o_data = o_datas[9];
for(i=0;i<10;i++) begin
   if(i==0) begin
                                      endmodule
     assign i_strbs[i] = i_strb;
     assign i_datas[i] = i_data;
   end else begin
     assign i_strbs[i] = o_strbs[i-1];
     assign i_datas[i] = o_datas[i-1];
                                 Hyeong-Ju Kang
                                                                         144
```

