



## M.2 CARD EDGE

GPIOs here are all 3V3 from banks 0–3



NOPOP, this part just represents the card edge

## LFE5U FPGA



## power\_supplies



Licensed under the CERN-OHL-S v2  
**S.Holzapfel, apfelaudio UG (haftungsbeschränkt)**

Sheet: /  
File: soldiercrab.kicad\_sch

**Title: SoldierCrab**


Size: A4 Date: 2024-06-04


KiCad E.D.A. 8.0.5

Rev: 3.0.0

Id: 1/8







Licensed under the CERN-OHL-S v2

**S.Holzapfel, apfelaudio UG (haftungsbeschränkt)**

Sheet: /bank2\_3/

File: bank2\_3.kicad\_sch

**Title: SoldierCrab**


Size: A4


Date: 2024-06-04

Rev: 3.0.0



KiCad E.D.A. 8.0.5

Id: 3/8









Licensed under the CERN-OHL-S v2  
**S.Holzapfel, apfelaudio UG (haftungsbeschränkt)**

Sheet: /ram/  
File: ram.kicad\_sch

**Title: SoldierCrab**






Size: A4 Date: 2024-06-04

KiCad E.D.A. 8.0.5


**Rev: 3.0.0**

Id: 7/8

## decoupling under ECP5





## RAM VCC / ULPI VCCIO




USB3343: fine with VCCIO at 1V8 or 3V3.  
PSRAM: depends on the RAM chip chosen  
Both ULPI VCCIO and RAM VCC are fed by this net,  
as the associated ECP5 pins are on the same bank.

## 1V1 / VCORE



## FPGA Supplies

## 2V5 / VCCAUX



Licensed under the CERN-OHL-S v2

**S.Holzapfel, apfelaudio UG (haftungsbeschränkt)**

Sheet: /power\_supplies/

File: power\_supplies.kicad\_sch

**Title: SoldierCrab**

Size: A4

Date: 2024-06-04

KiCad E.D.A. 8.0.5

**Rev: 3.0.0**

Id: 8/8