CHITKARA UNIVERSITY
HIMACHAL PRADESH

Institute/ School Name	School of Engineering and Technology		
Department Name	Department of Computer Science & Engineering		
Program Name	Bachelor of Engineering (Computer Science & Engineering): B.E (CSE)		
Course Code	24CS016	Course Name	Computer System Architecture
L-T-P (Per Week)	3-0-0	Course Credits	03
Academic Year	2025-26	Semester/Batch	4th/2024-2028
Pre-requisites (if any)	None		
NHEQF Level	5	SDGs	4,9
Course Coordinator	Dr. Navneet Kaur		

1. Scope and Objective of the Course:

This course introduces the fundamentals of computer system architecture, covering the organization and operation of digital computers, including CPU design, control units, pipelining, input–output systems, and memory hierarchy. It aims to develop students' ability to analyze architectural designs and performance techniques used in modern computing systems, while providing exposure to emerging technologies and specialized processor architectures.

2. Programme Outcomes (POs):

At the end of the programme, students will be able to achieve knowledge about the following:

PO 1	**Engineering knowledge**: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
PO 2	**Problem analysis**: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
PO 3	**Design/development of solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
PO 4	**Conduct investigations of complex problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
PO 5	**Modern tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
PO 6	**The engineer and society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
PO 7	**Environment and sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
PO 8	**Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
PO 9	**Individual and teamwork**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
PO10	**Communication**: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
PO11	**Project management and finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO12	**Life-long learning**: Recognize the need for and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

3. Course Learning Outcomes (CLO):

After completing the course, the students will be able to:

CLO1: Understand the basic structure and operation of a digital computer system.

CLO2: Develop analytical skills for examining the design and interaction of major functional units and components of a computer system.

CLO3: Apply the architecture and functionality of the Central Processing Unit (CPU) in diverse computing scenarios.

CLO4: Evaluate performance-oriented architectural techniques by explaining pipeline and parallel processing concepts.

CLO5: Comprehend the structure and functioning of hierarchical memory organization, embracing environment and sustainability through energy-efficient designs.

4. CLO-PO Mapping Matrix:

Course Learning Outcomes	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	NHEQF Level Descriptor
CLO1	M	-	-	-	H	L	-	-	-	-	-	-	Q1
CLO2	H	L	M	-	L	-	-	-	-	-	-	-	Q2
CLO3	-	M	M	-	H	-	-	-	-	-	-	M	Q3
CLO4	L	H	-	M	-	-	-	-	-	-	-	M	Q4
CLO5	-	H	M	M	-	-	H	-	-	-	-	M	Q5

5. ERISE Grid Mapping:

Feature Enablement	Level (1-5, 5 being highest)
Entrepreneurship	1
Research/Innovation	3
Skills	4
Employability	3

6. Recommended Books (Reference Books/Text Books):

B01: Hamacher, C., & Vranesic, Z., Computer organization and embedded system (6th Edition). Tata McGraw Hill.

B02: Bulic, P., Understanding computer organization: A guide to principles across RISC-V, ARM Cortex, and Intel architectures (1st Edition). Springer-Nature New York Inc.

B03: Mano, M. M., Computer system architecture (Revised 3rd Edition). Prentice-Hall of India.

B04: Patterson, D. A., & Hennessy, J. L., Computer organization and design ARM edition: The hardware/software interface (1st Edition). Morgan Kaufmann.

B05: Tanenbaum, A. S., Structured computer organization (6th Edition). Prentice-Hall of India.

7. Other readings and relevant websites:

Resources	Link of Journals, Magazines, Websites and Research Papers
R1	https://www.geeksforgeeks.org/generations-of-computers-computer-fundamentals/
R2	https://www.electronicsforu.com/technology-trends/learn-electronics/flip-flop-rs-jk-t-d
R3	https://www.ebrary.net/206239/computer_science/mapping_schemes
R4	Hwang, I., Lee, J., Kang, H., Lee, G., & Kim, H. (2025). Survey of CPU and memory simulators in computer architecture: A comprehensive analysis including compiler integration and emerging technology applications. Simulation Modelling Practice and Theory, 138, 103032.

R5	https://www.techtarget.com/whatis/definition/logic-gate-AND-OR-XOR-NOT-NAND-NOR-and-XNOR
R6	https://www.synopsys.com/glossary/what-is-risc-v.html#:~:text=As%20an%20open%2Dstandard%20architecture, new%20degrees%20of%20design%20freedom
R7	https://www.tutorialspoint.com/neuromorphic-computing/neuromorphic-computing-edge-computing.htm
R8	https://www.ibm.com/think/topics/edge-computing
R9	https://contabo.com/blog/gpu-vs-ai-accelerator-differences/
Resources	**Link of Audio-Video resources**
V1	https://onlinecourses.nptel.ac.in/noc22_cs88/preview
V2	https://www.digimat.in/nptel/courses/video/106105163/L01.html
V3	https://nptel.ac.in/courses/108105132
V4	https://onlinecourses.nptel.ac.in/noc25_cs01/preview

8. **Course Plan:**

Lecture Number	Topics	Weightage in ETE (%)	Instructional Resources
1	Introduction to Computer Organization and Evolution of Computers from 1st Generation to Present generation.	21	B01, B03, B05, R1, V1, V2
2	Von-Neumann Architecture		B02, B03, R1, V1, V2
3	Introduction to digital computers, Introduction to number system		B01, B03, B05, V3, V4
4	Octal and Hexadecimal Numbers, Decimal Representation		B02, B03, V3, V4
5	Logic gates (AND, OR, NOT, NAND, NOR, EX-OR and Ex-NOR). Introduction to combinational and sequential circuits		B02, B03, R5, V3, V4
6	Flip Flops (SR, D)		B02, B03, R2, V3, V4
7	Flip Flops (T, JK)		
8	Registers (SISO, PISO, SIPO, PIPO)		
9-10	Basic Computer Organization: Instruction Codes, Computer Registers, Computer Instructions	18	B04, B05, V1, V2
11-12	Timing and Control, Instruction Cycle		
13-14	Memory Reference Instructions, Input Output and Interrupt		B04, V1, V2
15	Complete Computer Description		
16-17	Microprogrammed Control: Control Memory, Address Sequencing	9	B01, B04, V1, V2
18-19	Micro program Example		
20-21	Central Processing Unit: Introduction, General Register Organization, Stack Organization	19	B03, B05, R4, V1, V2
22-23	Instruction Format (Three address, Two Address, one address, zero address)		
24	Addressing Modes, Data Transfer and Manipulation		
25	Program Control: Status bits, Conditional Branch Instructions		
26	Program Interrupts & Types		B03, B05, V1, V2

27	RISC/CISC Characteristics		B03, B05, R4, V1, V2
28	Pipeline Processing and Parallel Processing, Flynn's Classification	9	
29	Pipelining General considerations		
30	Arithmetic Pipeline, Floating point addition and subtraction, Instruction Pipeline		
31	Input-Output Organization, Peripheral Devices, I/O Interface	12	
32-33	Asynchronous Data Transfer, Strobe control, Handshaking, Asynchronous serial transfer, Asynchronous serial interface, Modes of data Transfer		
34	Direct Memory Access (DMA), DMA Controller		
35-36	Input-Output Processor (IOP), CPU-IOP Communication		
37-38	Memory Organization: Memory Hierarchy, Main Memory (RAM & ROM Chips)	12	B03, B05, R3, V1, V2
39	Associative Memory: Hardware Organization		
40-41	Cache Memory, Associative Mapping		
42	Direct Mapping, Set-Associative Mapping		
43	Virtual Memory		
44-46	Emerging Technologies in computer system architecture: RISC-V Open-Source Architectures, Introduction to quantum computing, Neuromorphic computing, Edge computing		B02, R6, R7, R8, R9, V3, V4
47-48	Specialized Processor Architectures: GPU and AI Accelerators		

9. Innovative Pedagogies:

- Collaborative learning (Annexure-I)

10. Action plan for different types of learners

Slow Learners	Average Learners	Advanced Learners
Remedial Classes	Practice Assignment (Annexure-II)	Case Study on emerging technologies in Computer System Architecture (Annexure-III)

11. Evaluation Scheme & Components:

Evaluation Component	Type of Component	No. of Assessments	Weightage of Component	Mode of Assessment (Offline/ Online)
Internal Component 1	Formative Assessment (FA)	01	10%	Offline
Internal Component 2	Sessional Tests (STs)	02*	30%	
External Component	End Term Examination	01	60%	
Total			**100%**	

* Average of the STs shall be used to determine the final marks.

12. **Details of Evaluation Components:**

Evaluation Component	Description	Syllabus Covered	Timeline of Examination	Weightage (%)
Internal Component 1	FA	Up to 75% (Lectures 1-36)	Will be intimated in due course	10%
Internal Component 2	ST 01	Up to 40% (Lectures 1-19)		30%
	ST 02	40% - 80% (Lectures 20-39)		
External Component	End Term Examination*	100%		60%
Total				100%

* Minimum 75% attendance is required to become eligible for appearing in the End Term Examination

13. **Format of Evaluation Components:**

Type of Assessment	Total Marks	Assignment	1 Mark MCQ	2 Marks	5 Marks	10 Marks
Formative Assessments	10	10	-	-	-	-
Sessional Tests	40	-	5	5	3	1
End Term Examination	60	-	5	5	5	2

14. **Revision (if any):**

Academic Year of Previous Version	2024-2025	Percentage of Revision	12%
Topics:			

- Neuromorphic computing, Edge computing (Added)
- Specialized Processor Architectures: GPU and AI Accelerators (Added)

15. **This Document is.**

Designation	Name	Signature
Prepared by Course Coordinator	Dr. Navneet Kaur	Navneetkaur.
Verified by Assistant Dean	Dr. Hakam Singh	
Date	12-01-2026	

Annexure-I

Sr. No	Topics
1.	Collaborative learning: Addressing Modes

Description: Students will explore the fundamental concepts of addressing modes, focusing on their significance and applications in understanding computer organization. Through collaborative group discussions, they will deepen their understanding of how addressing modes operate within computer architecture.

Procedure:

1. **Group Formation:** Students will form teams of 3 to 4 members.
2. **Provide a common problem:** Each group will add two numbers and store the result in the register and memory locations. Each group will implement the task using different addressing modes, such as:

   - Immediate Addressing
   - Direct Addressing
   - Indirect Addressing
   - Register Addressing
   - Indexed Addressing

3. **Implementation:** Write assembly code, explain data processing involved in each addressing mode, and compare performance.
4. **Discussion:** Each group will share their findings with other groups and collaborate to determine the optimal addressing mode for specific applications.

Expected Outcomes:

- Students will develop a clear understanding of different addressing modes and their applications.
- This activity will enhance students' collaboration and problem-solving skills.

Annexure-II

Sr. No	Topics
1.	Assignment

Description: Students will be given a numerical based assignment focusing on the following topics:

1. Number System Conversions
2. Combinational and Sequential Circuits
3. Flip-Flops and Registers
4. Instruction Format (Three address, Two Address, one address, zero address)
5. Addressing modes

Annexure-III

Sr. No	Topics
1.	Emerging technologies in computer system architecture

Description: Students will research, analyse, and write a case study on emerging technologies in computer system architecture such as quantum computing, edge computing, RISC-V open-source architectures, and neuromorphic computing with a focus on their architectural principles, real-world applications, performance implications, and future challenges.