
CS122A: Intermediate Embedded and Real Time Operating Systems

Jeffrey McDaniel

University of California, Riverside

FPGA - Introduction



What is an FPGA?

- ▶ Field Programmable Gate Array
- Re-programmable hardware used generally for prototyping or hardware accelerators

▶ Programmed using VHDL

- Programmed using VHDL
 - VHSIC HDL

- Programmed using VHDL
 - VHSIC HDL
 - Very High Speed Integrated Circuit Hardware Design Language

- Programmed using VHDL
 - VHSIC HDL
 - Very High Speed Integrated Circuit Hardware Design Language
- ▶ Difficult to program

- Programmed using VHDL
 - VHSIC HDL
 - Very High Speed Integrated Circuit Hardware Design Language
- Difficult to program
- Designing a circuit (parallel) not a sequential program

- Programmed using VHDL
 - VHSIC HDL
 - Very High Speed Integrated Circuit Hardware Design Language
- Difficult to program
- Designing a circuit (parallel) not a sequential program
- However, straightforward method of converting SM to VHDL, similar to SM to C

VHDL - Basics

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


ENTITY MainSystem IS

PORT(
    A_i: IN std_logic_vector(7 DOWNTO 0);
    B_o: OUT std_logic_vector(7 DOWNTO 0);
    clk_i: IN std_logic;
    rst_i: IN std_logic;
    rst_i: IN std_logic
);

END MainSystem;
```

- A new system is declared as an entity
- The inputs and output signals are defined
- ► The example has 8 inputs (A_i) and 8 outputs (B_o)


SynchSM to VHDL Example



```
ARCHITECTURE blink OF MainSystem IS
BEGIN
```

```
BlinkLed: PROCESS(clk_i)
 TYPE states IS (LedOff, LedOn);
 VARIABLE state: states := LedOff:
 VARIABLE B0_v: std_logic := '0';
BEGIN
  IF (clk_i='1' AND clk_i'EVENT) THEN
    IF (rst_i='1') THEN
      state := LedOff;
      B0_v := 0;
    ELSE -- SM case stmts go here
      CASE state IS -- Transitions
        WHEN LedOff =>
          state := LedOn:
        WHEN LedOn =>
          state := LedOff;
        WHEN OTHERS =>
          state := LedOff:
      END CASE;
      CASE state IS -- Actions
              WHEN LedOff =>
          B0_v := 0;
        WHEN LedOn =>
          B0 v := '1':
      END CASE:
    END IF;
    B o(0) <= B0 v: -- update port
 END IF:
END PROCESS;
END blink:
```


SynchSM to VHDL Example




```
ARCHITECTURE blink OF MainSystem IS
```

```
BlinkLed: PROCESS(clk i)
 TYPE states IS (LedOff, LedOn);
 VARIABLE state: states := LedOff:
 VARIABLE B0_v: std_logic := '0';
BEGIN
  IF (clk_i='1' AND clk_i'EVENT) THEN
    IF (rst i='1') THEN
      state := LedOff;
      B0_v := '0';
    ELSE -- SM case stmts ao here
      CASE state IS -- Transitions
        WHEN LedOff =>
          state := LedOn:
        WHEN LedOn =>
          state := LedOff;
        WHEN OTHERS =>
          state := LedOff:
      END CASE:
      CASE state IS -- Actions
              WHEN LedOff =>
          B0_v := 0;
        WHEN LedOn =>
          B0 v := '1':
      END CASE:
    END IF;
    B o(0) <= B0 v: -- update port
 END IF:
END PROCESS;
END blink:
```

Tick Rate



```
ARCHITECTURE blink OF MainSystem IS
 SIGNAL BLclk_s: std_logic;
BEGIN
BlinkLed: PROCESS(BLclk_s)
 IF (BLclk_s='1' AND BLclk_s'EVENT) THEN
END PROCESS:
BlinkLedClk: PROCESS(clk_i) -- Suppose 1 MHz
 VARIABLE cnt: INTEGER := 0:
REGIN
  -- 1 MHz means 1 microsecond (us) per tick
  -- 500 ms * 1000us/ms = 500,000us
 IF (clk i='1' AND clk i'EVENT) THEN
   IF (rst_i='1') THEN
     cnt := 0;
   ELSE
     cnt := cnt + 1:
     IF (cnt = 500000) THEN
       BLclk s <= '1':
       cnt := 0:
      FLSE
       BLclk_s <= '0';
      END IF:
    END IF;
 END IF;
END PROCESS:
END blink;
```



```
ARCHITECTURE blink OF MainSystem IS BEGIN
```

```
BlinkLed: PROCESS(clk i)
 TYPE states IS (LedOff.LedOn):
 VARIABLE state: states := LedOff;
 VARIABLE B0_v: std_logic := '0';
BEGIN
 IF (clk_i='1' AND clk_i'EVENT) THEN
   IF (rst_i='1') THEN
      state := LedOff:
     BO_v := '0';
    ELSE -- SM case stmts go here
     CASE state IS -- Transitions
        WHEN LedOff =>
         state := LedOn;
        WHEN LedOn =>
         state := LedOff:
       WHEN OTHERS =>
          state := LedOff;
      END CASE:
      CASE state IS -- Actions
             WHEN LedOff =>
         BO v := '0':
       WHEN LedOn =>
          B0_v := '1';
      END CASE:
    END IF:
    B_o(0) \le B0_v; -- update port
 END IF:
END PROCESS:
```

END blink;

8/8

```
ARCHITECTURE blink OF MainSystem IS
 SIGNAL BLclk_s: std_logic;
BEGIN
BlinkLed: PROCESS(BLclk s)
  IF (BLclk_s='1' AND BLclk_s'EVENT) THEN
END PROCESS;
BlinkLedClk: PROCESS(clk_i) -- Suppose 1 MHz
 VARIABLE cnt: INTEGER := 0:
BEGIN
  -- 1 MHz means 1 microsecond (us) per tick
  -- 500 ms * 1000us/ms = 500.000us
  IF (clk_i='1' AND clk_i'EVENT) THEN
    IF (rst_i='1') THEN
     cnt := 0:
    ELSE
     cnt := cnt + 1;
     IF (cnt = 500000) THEN
       BLclk s <= '1':
       cnt := 0;
      FLSE
       BLclk_s <= '0';
     END IF;
    END IF:
  END IF:
END PROCESS;
END blink;
```

```
ARCHITECTURE ThreeLeds OF MainSystem IS
 SIGNAL TLclk s: std logic:
REGIN
ThreeLeds: PROCESS(TL2clk_s)
 TYPE states IS (TO, T1, T2):
                                                      CASE state IS -- Transitions
 VARIABLE state : states := TO;
                                                         WHEN TO =>
                                                           B v <= "001":
 VARIABLE B_v : std_logic_vector(2 DOWNTO 0);
                                                         WHEN T1 =>
                                                          B v <= "010":
BEGIN
                                                         WHEN T2 =>
 IF (TLclk s='1' AND TLclk s'EVENT) THEN
                                                          B v <= "100";
   IF (rst i='1') THEN
                                                       END CASE:
      state := T0;
                                                     END IF:
    ELSE.
                                                     B_o(7 DOWNTO 5) \le B_v;
      CASE state IS -- Transitions
                                                   END IF;
       WHEN TO =>
                                                 END PROCESS:
         state := T1;
       WHEN T1 =>
                                                 END ThreeLeds;
         state := T2;
       WHEN T2 =>
         state := T0:
       WHEN OTHERS =>
         state := T0;
      END CASE:
```

```
ARCHITECTURE lightShow OF MainSystem IS
  SIGNAL BLclk_s, TLclk_s: std_logic;
BEGIN
BlinkLed: PROCESS(BLclk s)
END PROCESS;
BlinkLedClk: PROCESS(clk_i) -- gen 300 ms BLclk_s
  . . .
END PROCESS:
ThreeLeds: PROCESS(TLclk s)
END PROCESS;
ThreeLedsClk: PROCESS(clk_i) -- gen 200 ms TLclk_s
END PROCESS:
END lightShow;
```