
CS122A: Intermediate Embedded and Real Time Operating Systems

Jeffrey McDaniel

University of California, Riverside


Non-Preemptive vs. Preemptive Scheduler

▶ Non-preemptive schedulers run a task until completion



Non-Preemptive vs. Preemptive Scheduler

- Non-preemptive schedulers run a task until completion
- Preemptive schedulers are able to interrupt a task it a higher priority task becomes available



```
typedef struct task{
  int state:
  unsigned long period;
  unsigned long elapsedTime;
  int (*TickFct)(int);
void TimerISR() {
  unsigned char i;
  for(i = 0; i < tasksNum; ++i){
        if(tasks[i].elapsedTime >= tasks[i].period){
        tasks[i].elapsedTime = 0;
      tasks[i].state = tasks[i].TickFct(tasks[i].state);
    tasks[i].elapsedTime += tasksPeriodGCD;
```

```
typedef struct task{
  unsigned char running;
  int state:
  unsigned long period;
  unsigned long elapsedTime;
  int (*TickFct)(int);
void TimerISR() {
  unsigned char i:
  for(i = 0; i < tasksNum; ++i){
        if(tasks[i].elapsedTime >= tasks[i].period){
        tasks[i].elapsedTime = 0;
      tasks[i].state = tasks[i].TickFct(tasks[i].state);
    tasks[i].elapsedTime += tasksPeriodGCD;
```

```
unsigned char running Tasks [3] = \{255\}; // Track running tasks
const unsigned long idleTask = 255; // O highest priority , 255 lowest
unsigned char currentTask = 0; // Index of highest priority task
void TimerISR() {
  unsigned char i:
  for(i = 0; i < tasksNum; ++i){
     if( (tasks[i].elapsedTime >= tasks[i].period) )
       && (runningTasks[currentTask] > i)
       && (!tasks[i].running) ) { // Prevent self-preemption
         tasks[i].elapsedTime = 0;
         tasks[i].running = 1;
         currentTask += 1:
         runningTasks[currentTask] = i;
         tasks[i].state = tasks[i].TickFct(tasks[i].state);
         tasks[i].running = 0;
         runningTasks[currentTask] = idleTask;
         currentTask -= 1;
     tasks[i].elapsedTime += tasksPeriodGCD;
```

- unsigned char runningTasks[n] = {255}
 - Maintains currently running tasks
 - ► First element is always idle
 - n: one more than the number of tasks in the system

- unsigned char runningTasks[n] = {255}
 - Maintains currently running tasks
 - ► First element is always idle
 - n: one more than the number of tasks in the system
- runningTasks[currentTask] > i
 - Checks if the currently running task is lower priority

- unsigned char runningTasks[n] = {255}
 - Maintains currently running tasks
 - ► First element is always idle
 - n: one more than the number of tasks in the system
- runningTasks[currentTask] > i
 - Checks if the currently running task is lower priority
- tasks[i].elapsedTime = 0
 - ► Elapsed time is reset before execution to not attempt to execute again immediately

- unsigned char runningTasks[n] = {255}
 - Maintains currently running tasks
 - ► First element is always idle
 - n: one more than the number of tasks in the system
- runningTasks[currentTask] > i
 - Checks if the currently running task is lower priority
- tasks[i].elapsedTime = 0
 - ► Elapsed time is reset before execution to not attempt to execute again immediately
- runningTasks[currentTask] = i
 - Add the task to the list of running tasks

- unsigned char runningTasks[n] = {255}
 - Maintains currently running tasks
 - ► First element is always idle
 - n: one more than the number of tasks in the system
- runningTasks[currentTask] > i
 - Checks if the currently running task is lower priority
- tasks[i].elapsedTime = 0
 - ► Elapsed time is reset before execution to not attempt to execute again immediately
- runningTasks[currentTask] = i
 - Add the task to the list of running tasks
- runningTasks[currentTask] = idleTask
 - Remove the task from the list of running tasks

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

1. ISR (1) is called

SM₁ ISR-Pre (2) SM₂ ISR-Post (2) SM₁ ISR-Post (1)

ISR-Pre (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing

ISR-Pre (1) SM₁ ISR-Pre (2) SM₂ ISR-Post (2) SM₁ ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. ISR (2) is called at next tick SM1 is still executing

ISR-Pre (1) SM₁ ISR-Pre (2) SM2 ISR-Post (2) SM1 ISR-Post (1

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. ISR (2) is called at next tick SM1 is still executing
- 4. SM2 has higher priority and so preempts SM1

ISR-Pre (1)

SM1

ISR-Pre (2)

SM2

ISR-Post (2)

SM1

ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. ISR (2) is called at next tick SM1 is still executing
- 4. SM2 has higher priority and so preempts SM1
- 5. SM2 completes

ISR-Pre (1)

SM1

ISR-Pre (2)


SM2

ISR-Post (2)

SM1

ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.



If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

ISR-Pre (1) SM₁ 1. ISR (1) is called ISR-Pre (2) 2. SM1 begins executing 3. ISR (2) is called at next tick SM1 is still executing 4. SM2 has higher priority and so preempts SM1 SM₂ SM2 completes 6. ISR (2) completes post processing ISR-Post (2) 7. SM1 completes SM1 8. ISR (1) completes post processing ISR-Post (1

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

1. ISR (1) is called



If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing



If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. SM1 completes



If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. SM1 completes
- 4. ISR (1) begins post processing

ISR-Pre (1) SM₁ ISR-Post (1) ISR-Pre (2) SM₂ ISR-Post (2) ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. SM1 completes
- 4. ISR (1) begins post processing
- 5. ISR (2) is called at next tick ISR (1) has not completed post processing

ISR-Pre (1) SM1 ISR-Post (1) ISR-Pre (2) SM₂ ISR-Post (2) ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. SM1 completes
- 4. ISR (1) begins post processing
- 5. ISR (2) is called at next tick ISR (1) has not completed post processing
- 6. SM2 begins executing

ISR-Pre (1) SM1 ISR-Post (1) ISR-Pre (2) SM₂ ISR-Post (2) ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

- 1. ISR (1) is called
- 2. SM1 begins executing
- 3. SM1 completes
- 4. ISR (1) begins post processing
- 5. ISR (2) is called at next tick ISR (1) has not completed post processing
- 6. SM2 begins executing
- 7. SM2 completes

ISR-Pre (1) SM1 ISR-Post (1) ISR-Pre (2) SM₂ ISR-Post (2) ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

ISR-Pre (1) 1. ISR (1) is called 2. SM1 begins executing SM1 3. SM1 completes ISR-Post (1) 4. ISR (1) begins post processing ISR-Pre (2) 5. ISR (2) is called at next tick ISR (1) has not completed post processing 6. SM2 begins executing SM₂ 7. SM2 completes 8. ISR (2) completes post processing ISR-Post (2) ISR-Post (1)

If the ISR is running when the timer ticks again, the ISR will be called again, causing a **nested interrupt**.

1. ISR (1) is called	ISR-Pre (1)
` '	SM1
	SM1
2. SM1 begins executing	
3. SM1 completes	ISR-Post (1)
4. ISR (1) begins post processing	ISR-Pre (2)
5. ISR (2) is called at next tick ISR (1) has not completed post processing	
6. SM2 begins executing	
7. SM2 completes	SM2
8. ISR (2) completes post processing	
9. ISR (1) completes post processing	ISR-Post (2)
	ISR-Post (1)

▶ These **nested interrupts** can cause serious error.

- ▶ These **nested interrupts** can cause serious error.
- If the ISR is called after currentTask += 1; but before runningTasks[currentTask] = i; then runningTasks[currentTask] would be undefined.

- ▶ These **nested interrupts** can cause serious error.
- If the ISR is called after currentTask += 1; but before runningTasks[currentTask] = i; then runningTasks[currentTask] would be undefined.
- ► This section of code would be called a **critical section**, a section of code that must not be interrupted.

- ▶ These **nested interrupts** can cause serious error.
- If the ISR is called after currentTask += 1; but before runningTasks[currentTask] = i; then runningTasks[currentTask] would be undefined.
- ► This section of code would be called a **critical section**, a section of code that must not be interrupted.
- ▶ Interrupts need to be disabled during the **critical section**.

```
void TimerISR() {
  unsigned char i:
  for(i = 0; i < tasksNum; ++i){
    if( (tasks[i].elapsedTime >= tasks[i].period) )
      && (runningTasks[currentTask] > i)}
      && (!tasks[i].running) ) {// Prevent self-preemption
        DisableInterrupts();
        tasks[i].elapsedTime = 0;
        tasks[i].running = 1;
        currentTask += 1;
        runningTasks[currentTask] = i;
        EnableInterrupts():
        tasks[i].state = tasks[i].TickFct(tasks[i].state);
        DisableInterrupts():
        tasks[i].running = 0;
        runningTasks[currentTask] = idleTask; \} * //
        currentTask = 1;
        EnableInterrupts();
    tasks[i].elapsedTime += tasksPeriodGCD;
```

▶ The amount of code has become significantly larger.

- ▶ The amount of code has become significantly larger.
- ▶ In RIMS the scheduler takes 10ms per task to executed.

- ▶ The amount of code has become significantly larger.
- ▶ In RIMS the scheduler takes 10ms per task to executed.
- ▶ A period less than 10ms will cause **stack overflow**.

- ▶ The amount of code has become significantly larger.
- ▶ In RIMS the scheduler takes 10ms per task to executed.
- ► A period less than 10ms will cause **stack overflow**.
- ► The microcontroller runs out of memory, causing a fatal error, due to repeated nested calls of TimerISR().

 Switching between concurrently executing tasks is known as a context switch.

- Switching between concurrently executing tasks is known as a context switch.
- ► Hardware registers representing the state of the currently executing tasks are save to memory,

- Switching between concurrently executing tasks is known as a context switch.
- ► Hardware registers representing the state of the currently executing tasks are save to memory,
- and are loaded with the values of the other task.

- Switching between concurrently executing tasks is known as a context switch.
- Hardware registers representing the state of the currently executing tasks are save to memory,
- and are loaded with the values of the other task.
- This may require low level assembly for this switching

- Switching between concurrently executing tasks is known as a context switch.
- Hardware registers representing the state of the currently executing tasks are save to memory,
- and are loaded with the values of the other task.
- This may require low level assembly for this switching
- The above scheduler handles context switches with nested calls to the ISR

Provides an interface between the hardware and the software.

- Provides an interface between the hardware and the software.
- ▶ Windows and Unix are complex operating systems.

- ▶ Provides an interface between the hardware and the software.
- Windows and Unix are complex operating systems.
- ► There are many simpler real-time operating systems (RTOS) available for microprocessors

- Provides an interface between the hardware and the software.
- Windows and Unix are complex operating systems.
- ► There are many simpler real-time operating systems (RTOS) available for microprocessors
- Allow users to define tasks, including perios and priorities

- Provides an interface between the hardware and the software.
- Windows and Unix are complex operating systems.
- There are many simpler real-time operating systems (RTOS) available for microprocessors
- Allow users to define tasks, including perios and priorities
- Provides a scheduler (such as the one we have created here).

- Provides an interface between the hardware and the software.
- Windows and Unix are complex operating systems.
- There are many simpler real-time operating systems (RTOS) available for microprocessors
- Allow users to define tasks, including perios and priorities
- Provides a scheduler (such as the one we have created here).
- Frequently supports both preemptive and non-preemptive scheduling.