Asynchronous FIFO: Bug Log

Session 1 Group 4

Nick Allmeyer, Alexander Maso, Ahliah Nordstrom Version 1.0 - May 14, 2024

Table of Contents

0: Document Revision History 1

1: Chronological List of Bugs Encountered

2

0: Document Revision History

Version	Date	Description
v 1.0	5/14/2024	Created to accompany Milestone 3 deliverable

Verification Plan v1.2 Page 1 of 3

1: Chronological List of Bugs Encountered

There will be two verification levels for the DUT: Unit-level and System-level.

- Error recognizing the scoreboard and tester class variables inside the testbench class:
 - <u>Date Discovered</u>: This bug was discovered on May 3rd 2024, before the Milestone
 2 due date.
 - **Type**: Compilation Error.
 - Description: This error occurs during the execution of the testbench.sv file which contains the testbench class that instantiates the tester, scoreboard, and coverage classes. The coverage class was unaffected by this error as it was commented out when the error was found. We currently believe that this issue has to due with the order in which certain files are compiled. Having all the classes in the same directory and compiling all project files simultaneously does not fix this issue however. We also tried to reorganize the run.do file to ensure the instantiated classes would compile first so that they would be visible to the testbench.sv file. None of these solutions worked
 - Solution: By mimicking the exact run.do file structure as shown in chapter 10 of the UVM Primer, we have resolved the problem. This solution involves including a command in the runfile to compile tb.f which is a file containing some .sv files as well as includes a directory with the classes. If not for this directory, the problem would persist. It is even seen in an individual compilation of files of the UVM Primer chapter 10 code.
 - Notes: While we have solved the problem at hand, we are still unsure why this solution works and if it will continue to work in the future. It could become a possible issue again so we have contacted both professor Patil and our TA Mohammed to help us figure this out.

Verification Plan v1.2 Page 2 of 3

Verification Plan v1.2 Page 3 of 3