# **TOSHIBA**

# TC55257BPL/BFL/BSPL/BFTL/BTRL-85L/10L(LV)

#### SILICON GATE CMOS

### 32,768 WORD x 8 BIT STATIC RAM

#### Description

The TC55257BPL is a 262,144 bit CMOS static random access memory organized as 32,768 words by 8 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (typ.) and a minimum cycle time of 85ns.

When  $\overrightarrow{CE}$  is a logical high, the device is placed in a low power standby mode in which the standby current is  $2\mu A$  at room temperature. The TC55257BPL has two control inputs. Chip enable  $(\overrightarrow{CE})$  allows for device selection and data retention control, while an output enable input  $(\overrightarrow{OE})$  provides fast memory access. The TC55257BPL is suitable for use in microprocessor systems where high speed, low power, and battery backup are required.

The TC55257BPL is offered in a standard dual-in-line 28-pin plastic package (0.6/0.3 inch width), a small outline plastic package, and a thin small outline plastic package (forward type, reverse type).

#### **Features**

Low power dissipation:

27.5mW/MHz (typ.)

Standby current:

 $2\mu A$  (max.) at Ta =  $25^{\circ}C$ 

Single 5V power supply

Access time (max.)

	TC55257BPL/BFL	/BSPL/BFTL/BTRL
	-85L(LV)	-10L(LV)
Access Time	85ns	100ns
Chip Enable Access Time	85ns	100ns
Output Enable Time	45ns	50ns

· Power down feature:

ire: CE

• Data retention supply voltage:

 $2.0 \sim 5.5 V$ 

Inputs and outputs TTL compatible

Package

TC55257BPL

: DIP28-P-600

TC55257BFL

: SOP28-P-450

TC55257BSPL

: DIP28-P-300B

TC55257BFTL

: TSOP28-P

TC55257BTRL


: TSOP28-P-A


#### **Pin Names**

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
ŌĒ	Output Enable Input
CE	Chip Enable Input
1/01 ~ 1/08	Data Input/Output
$V_{DD}$	Power (+5V)
GND	Ground

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PIN NAME	ŌĒ	A <sub>11</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>13</sub>	R/W	$V_{DD}$	A <sub>14</sub>	A <sub>12</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>
PIN NO.	15	16	17	18	19	20	21	22	23	24	25	26	27	28
PIN NAME	A <sub>2</sub>	Α <sub>1</sub>	A <sub>0</sub>	1/01	1/02	1/03	GND	1/04	1/05	1/06	1/07	1/08	CE	A <sub>10</sub>


## Pin Connection (Top View)





TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

### **Block Diagram**



### **Operating Mode**

MODE	CE	ŌĒ	R/W	I/01 ~ I/08	POWER
Read	L	L	Н	D <sub>OUT</sub>	I <sub>DDO</sub>
Write	L	*	L	D <sub>IN</sub>	I <sub>DDO</sub>
Output Deselect	L	н	Н	High-Z	I <sub>DDO</sub>
Standby	Н	*	*	High-Z	IDDS

<sup>\*</sup> H or L

### **Maximum Ratings**

MAXILIA	ii i iaaii igo		
SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5* ~ V <sub>DD</sub> + 0.5	V
PD	Power Dissipation	1.0/0.8/0.6**	W
T <sub>SOLDER</sub>	Soldering Temperature • Time	260 • 10	°C • sec
TSTRG	Storage Temperature	-55 ~ 150	°C
T <sub>OPR</sub>	Operating Temperature	0 ~ 70	°C

<sup>\* -3.0</sup>V with a pulse width of 50ns

 $<sup>^{\</sup>star\star}$  Package dependent: 0.6 inch 1.0W, 0.3 inch 0.8W, 0.45 inch 0.6W

## **DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	-	0.8	<b>'</b>
V <sub>DH</sub>	Data Retention Supply Voltage	2.0		5.5	

<sup>\* -3.0</sup>V with a pulse width of 50ns

# DC Characteristics (Ta = 0 ~ 70°C, V<sub>DD</sub> = 5V±10%)

SYMBOL	PARAMETER	TEST CON	IDITION .	MIN.	TYP.	MAX.	UNIT
ILI	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>			±1.0	μА
ILO	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL}$ $V_{OUT} = 0 \sim V_{DD}$	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$			±1.0	μА
Іон	Output High Current	V <sub>OH</sub> = 2.4V		-1.0	_	_	mA
loL	Output Low Current	V <sub>OL</sub> = 0.4V	V <sub>OL</sub> = 0.4V			-	mA
		CE = V <sub>IL</sub>	t <sub>cycle</sub> = 1μs	_	10	- 1	*.
I <sub>DDO1</sub>		$R/W = V_{IH}$ Other Input = $V_{IH}/V_{IL}$ $I_{OUT} = 0mA$	t <sub>cycle</sub> = Min. cycle	_	-	70	
	Operating Current	<u>CE</u> = 0.2V	t <sub>cycle</sub> = 1μs	-	5	_	mA
I <sub>DDO2</sub>		$R/W = V_{DD} - 0.2V$ Other Input $= V_{DD} - 0.2V/0.2V$ $I_{OUT} = 0 \text{mA}$	t <sub>cycle</sub> = Min. cycle	_	-	60	
I <sub>DDS1</sub>		CE = V <sub>IH</sub>		-	-	3	mA
	Standby Current	<u>CE</u> = V <sub>DD</sub> - 0.2V	Ta = 0 ~ 70°C	_	-	30	
DDS2		$V_{DD} = 2.0V \sim 5.5V$	Ta = 25°C	_	-	2	μA

## Capacitance\* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	- 10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	PΓ

<sup>\*</sup>This parameter is periodically sampled and is not 100% tested.

# AC Characteristics (Ta = 0 ~ 70°C, $V_{DD}$ = 5V $\pm$ 10%)

# **Read Cycle**

		TC55257BPL/BFL/BSPL/BFTL/BTRL					
SYMBOL	PARAMETER	-851	.(LV)	-101	UNIT		
		MIN.	MAX.	. MIN.	MAX.		
t <sub>RC</sub>	Read Cycle Time	85	_	100	-		
t <sub>ACC</sub>	Address Access Time	_	85	_	100		
tco	CE Access Time	_	85	. –	100		
· t <sub>OE</sub>	Output Enable to Output in Valid	-	45	_	50		
t <sub>COE</sub>	Chip Enable (CE) to Output in Low-Z	10	-	10	. –	ns	
toee	Output Enable to Output in Low-Z	5	_	5	_		
ton	Chip Enable (CE) to Output in High-Z	_	30	_	-50		
topo	Output Enable to Output in High-Z	-	30	_	40	]	
t <sub>OH</sub>	Output Data Hold Time	10	-	10	-		

Write Cycle


		TC552				
SYMBOL	PARAMETER	-851	(LV)	-10L(LV)		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	85	-	100	_	
t <sub>WP</sub>	Write Pulse Width	60	_	-70	-	
tcw	Chip Selection to End of Write	65	_	90	_	
t <sub>AS</sub>	Address Setup Time	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time	5		. 5	_	ns
topw	R/W to Output in High-Z	_	30	_	50	
toew	R/W to Output in Low-Z	5	-	5	-	
t <sub>DS</sub>	Data Setup Time	40	_	40	-	
t <sub>DH</sub>	Data Hold Time	0	_	0	_	

#### **AC Test Conditions**


Input Pulse Levels	2.4V/0.6V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.2V/0.8V
Output Load	1 TTL Gate and C <sub>L</sub> = 100pF

# **Timing Waveforms**


Read Cycle (1)



# Write Cycle 1 (4) (R/W Controlled Write)



# Write Cycle 2 (4) (CE Controlled Write)



#### Notes:


- 1. R/W is high for read cycles.
- 2. If the  $\overline{\text{CE}}$  low transition occurs coincident with or after the R/W low transition, outputs remain in a high impedance state.
- 3. If the  $\overline{\text{CE}}$  high transition occurs coincident with or prior to the R/W high transition, outputs remain in a high impedance state.
- 4. If  $\overline{OE}$  is high during a write cycle, the outputs are in a high impedance state during this period.

## Data Retention Characteristics (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT		
V <sub>DH</sub>	Data Retention Supply Voltage		2.0	-	5.5	V.		
	Standby Current	V <sub>DH</sub> = 3.0V		-	20			
IDDS2	Standby Current V	V <sub>DH</sub> = 5.5V	-		30	μΑ		
tCDR	Chip Deselect to Data Retention Mode		0	_	_			
t <sub>R</sub>	Recovery Time	-	t <sub>RC(1)</sub>	_	_	μs		

Note (1): Read Cycle Time

# **CE** Controlled Data Retention Mode



Note (2): If the  $V_{IH}$  of  $\overline{CE}$  is 2.2V in operation,  $I_{DDS1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.

## **3V Operation**

## **DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	2.7	3.0	3.3	
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> - 0.2	-	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.2	]

# DC Characteristics (Ta = 0 ~ 70°C, $V_{DD}$ = $3V\pm10\%$ )

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
l <sub>Ll</sub>	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>		-	-	±1.0	μА
ILO	Output Leakage Current	$\overline{CE} = V_{IH}$ or R/W = $V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$		_	-	±1.0	μΑ	
Юн	Output High Current	$V_{OH} = V_{DD} - 0.2V$			-0.1	-	_	mA
loL	Output Low Current	V <sub>OL</sub> = 0.2V		·	0.1	- 1	_	mA
		CE = 0.2V		Min.	_		20	
I <sub>DDO2</sub>	Operating Current	$R/W = V_{DD} - 0.2V$ $I_{OUT} = 0mA$ $Other Inputs = V_{DD} - 0.2V/0.2V$	t <sub>cycle</sub>	1µs	-	_	5	mĄ
	Inner Standby Current   CF = Vpp - 0.2V		Ta = 0 ~ 70°C Ta = 25°C	- 70°C	_	-	20	
DDS2				°C	-	. 1	. 2	μА

# Capacitance\* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> = GND	10	рF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	PΓ

<sup>\*</sup>This parameter is periodically sampled and is not 100% tested.

## **3V Operation**

# DC Characteristics (Ta = 0 ~ 70°C, $V_{DD}$ = 3V $\pm$ 10%)

# **Read Cycle**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t <sub>RC</sub>	Read Cycle Time	200	_	
tACC	Address Access Time	-	200	
tco	CE Access Time	_	200	*
t <sub>OE</sub>	Output Enable to Output in Valid		100	
t <sub>COE</sub>	Chip Enable (CE) to Output in Low-Z	10	-	ns
toee	Output Enable to Output in Low-Z	5	_	
t <sub>OD</sub>	Chip Enable (CE) to Output in High-Z		100	
topo	Output Enable to Output in High-Z	-	80	
toH	Output Data Hold Time	10	_	

**Write Cycle** 

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t <sub>WC</sub>	Write Cycle Time	200	_	
t <sub>WP</sub>	Write Pulse Width	150	_	
t <sub>CW</sub>	Chip Selection to End of Write	180	-	
t <sub>AS</sub>	Address Setup Time	0		
twR	Write Recovery Time	5	-	ns
t <sub>ODW</sub>	R/W to Output in High-Z		100	
toew	R/W to Output in Low-Z	5	_	
t <sub>DS</sub>	Data Setup Time	90	-	
t <sub>DH</sub>	Data Hold Time	0		

### **AC Test Conditions**

Input Pulse Levels	V <sub>DD</sub> - 0.2V/0.2V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	C <sub>L</sub> = 100pF