THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT)
- 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:

- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with "PG" are "Power Good" signals from power modules.
- 5) Signal names starting with "EN" are "Enable" signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

TO DO:


THIS DESIGN INCLUDES FPGA CONFIGURATION MEMORIES. WE SHOULD STILL VERIFY THAT PROGRAMMING AND BOOTING WORK ON CMv1.

IF THE FPGA IS NOT INSTALLED, THEN "FPGA_DONE" WILL ALWAYS BE HIGH, AND THE LED WILL ALWAYS BE LIT. THIS IS UNINTENDED AND UNDESIRABLE. CONSIDER ELIMINATING THE FPGA DONE LED.

VERIFY PROPER RESISTOR VALUES FOR ALL LGA80D CONFIGURATIONS.

ADD MORE GENERIC PAIRS BETWEEN THE TWO FPGAS.

Apollo CM Dual A2577: Block Diagram





APOLLO CM W/ DUAL A2577, MK1


1.02: BLOCK DIAGRAM


6089-119

Rev A










Apollo CM Dual A2577: 6 Interposer proof of principle


Diagram shows interposer location and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board.




Rev 29, 10 February 2021


73



Apollo CM Dual A2577: On-Board Clock Sources

Oscillator Clocks / Reference Clock O (RO) Distribution





Rev 29, 10 February 2021


.

11

1.10: EXTERNAL CLOCKS

Apollo CM Dual A2577: External Clock Sources

ATCA Clock and TCDS Clock/Data



Rev 29, 10 February 2021

→GBIT CLOCK/DATA COMBINED

→LHC REFERENCE CLOCK

If the SM is not the TCDS endpoint, then this is a 320 MHz clock passed directly from the ATCA backplane. If the SM is the TCDS endpoint, then this is the 40 MHz clock recovered from the backplane TCDS signal. In either case, the frequency of this clock changes when the LHC is ramping.

320 MHz REF CLOCK

If the top synthesizer is using the clock on "IN_O", then these 320 MHz clocks all have zero phase offset relative to the incoming LHC REFERENCE CLOCK signal.

40 MHz TCDS RECOVERED CLOCK

This clock is recovered from the incoming TCDS signal. The TCDS LOGIC synchronizes this clock to the bunch crossing. It also adjusts the phase to compensate for distribution delay changes. It will always maintain a fixed phase relative to the bunch crossing. The frequency also varies during filling. This clock is made available to the logic in the FPGAs for synchronizing operations.

320 MHz TCDS RECOVERED CLOCK

These clocks drive the detector-facing FireFly devices, as well as the quad that sends the outgoing TCDS signal back to the SM. They track the TCDS RECOVERED CLOCK.

FPGA TO FPGA R1 CLOCK

These clocks drive the R1 reference for the FPGA quads that connect to the other FPGA. The frequency follows the 320 MHz REF CLOCK.

★TTC/TTS DATA/CONTROL

These signals contain clocks/data/control extracted from the incoming TCDS signal (TTC) or destined for the outgoing TCDS signal (TTS). They are used within each FPGA, and can also pass from one FPGA to the other.

→ OTHER CLOCKS

These include the 40 MHz LHC clock and the outputs of various crystal oscillators. These can be used for testing or for adding flexibility to the synthesizer outputs.

GTY QUADS

FFx12 QUADS 12-lane FireFlys. For the IT-DTC, these will be detector facing.

FFx4 QUADS 4-lane FireFlys.

Connections between the two FPGAs. These will be FireFly links in the case of a single FPGA with jumpers at the secondary FPGA site.

TCDS QUAD Dedicated for TCDS function.

APOLLO CM W/ DUAL A2577, MK1

1.10: EXTERNAL CLOCKS

6089-119

Α

1.11: TCDS SIMPLIFIED

APOLLO CM W/ DUAL A2577, MK1


Α

1.11: TCDS SIMPLIFIED

6089-119

Apollo CM Dual A2577: TCDS Simplified


ATCA Clock and TCDS Clock/Data




1.12: MCU I/O AND INTERNALS

Apollo CM Dual A2577: MCU Connections and Internal Resources 2) Consider a single 12C for optics

- 1) Connect a non-SYSMON FPGA I2C block for user use








THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIE OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM

FPGA#2 SIGNALS










APOLLO CM W/ DUAL A2577, MK1


Title


2.02: SM HIGH SPEED CONNECTORS


Size | Document Number | 6089-119 | Rev | A


2.02: SM HIGH SPEED CONNECTORS






















2.11: FPGA#1 AND FPGA#2 TCDS QUADS AB

THESE QUADS ARE DEDICATED TO TCDS SIGNALS. TCDS NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.





GENERAL NOTES:

V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR

 $R = 14.81 * (6.81 / ((6.81*Ven) - 18.16)) \\ A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE$

NOTE 4 OUTPUT SETPOINT RESISTOR R = 1.182 / (VOUT - 0.591)

FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)

NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LD006C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.


APOLLO CM W/ DUAL A2577, MK1


Title


3.01: POWER MANAGEMENT M3V3


Size | Document Number | Rev | A


Date: | Wednesday, February 17, 2021 | Sheet | 24 of | 80









































5 U201-1 FPGA VU13P A2577	U201-2 FPGA_VU13P_A2577	U201-3 FPGA_VU13P_A2577	3 U201-4 FPGA_VU13P_A2577	U201-5 FPGA_VU13P_A2577	5.01: FPGA#1 GND
U201-1 FPGA VU13P_A2577 A13	AJ49 GND GND AP45 AP45 AP47 GND GND GND AP45 AP47 AP47 AP47 AP47 AP47 AP47 AP47 AP47	B36	C31 GND GND H35 H36 C36 GND GND GND H37 GND GND GND H38 H37 H38 H37 GND GND GND H38 H38 H41	T2 GND GND GND GND	
A17 A18 GND GND GND A21 GND GND AE20 AE20 AE20 AE20 AE20 AE20 AE20 AE20	AK10 GND GND AP50 AK15 GND GND AP51 AK17 GND GND AP7	B46 GND GND BG28 GND GND BG3 GND	C40 GND GND H41 H46 GND GND H46	121 T38 T38 GND T41 GND T46 GND T47 GND T5 GND	
A34 GND GND AE28 A35 GND GND AE3 A36 GND GND AE3 A39 GND GND AE3 A39 GND GND AE32	AK21 GND GND AR12 AK21 GND GND AR14 AK23 GND GND AR24 AK25 GND GND AK25 AK27 GND GND AR24 AK26 GND GND AR24 AK26 GND GND AR26	B49 GND GND BG34 GND	C44 GND GND H50 H51 GND	T50 T50 T51 GND GND GND GND GND GND	
A39 GND GND AE34 A44 GND GND AE36 A45 GND GND AE36 A48 GND GND AE38 A48 GND GND AE38	AK29 GND GND AR28 GND AR31 GND GND AR3	BA12 GND GND BG44 BG44 GND GND GND BO46 GND	C50 GND	U14 GND U18 GND U28 GND	D
A9 GND GND AE43	AK35 GND GND AR30 AR30 AR36 AR37 GND GND GND AR36 GND GND AR40 AR40 AR42 GND GND AR47 GND AR47	BA26 GND GND BG48 BG49 GND	D15 GND GND J38 D16 GND GND J4 GND GND J4	U30 GND	
AA18 GND GND AE5 T	AK45 GND GND AR47 AR48 GND GND GND AR49	BA4 GND GND BH1 GND BH1 GND	D20 GND GND GND J47 J48 GND	U3 GND	
	AK50 GND GND AR8 AR5 GND GND GND AR7 AR5 AR7 GND GND GND AT1 AT1 AL12 GND GND AT1	BA47 GND GND BH16 BA48 GND GND BH9 BA49 GND GND BH2 BA50 GND GND BH2	D31 GND GND J5 D32 GND GND J9 D33 GND GND K1	U49 GND GND U9 GND	
AA22 GND GND AF1 AA26 GND GND AF10 AA26 GND GND AF12 AA30 GND GND AF15 AA30 GND GND AF15 AA30 GND GND AF17 AA30 GND GND AF19 AA32 GND GND AF21 AA34 GND GND AF21 AA34 GND GND AF21 AA34 GND GND AF21	AL14 GND GND AT21 AL16 GND GND GND AT21 AL18 GND GND GND AT21 AL20 GND GND AT23 AT23 AT23 AT25	BA9 GND GND BH21 BB1 GND GND BH25 GND GND BH25	D37 GND GND K14 D41 GND GND K19 GND GND K2	V10 GND	
AA36 GND GND AF23 AA38 GND GND AF25 AA4 GND GND AF27	AL22 GND GND AT27 GND AT29	BB23 GND GND BH33 GND GND BH36 GND	D46 GND GND K29 K29 C	V10 GND GND GND V23 GND	
AA43 GND GND AF31 GND AF31	AL3 GND GND AT41	BB42 GND GND BH47 BB45 GND GND BH45 BB47 GND GND BH45 BB50 GND GND BH46 BB50 GND GND BH47	D6 GND GND K50	V31 V38 V42 V45 V47 V47 V5 SND SND SND SND SND SND SND SND SND SND	
AA47 AA48 AA48 AA49 AA49 AA49 AA50 AA50 AA50 AA50 AA50 AA50 AA50 AA50 AB10	AL36 GND GND AT50 GND AT51	BB51 GND GND BH50 T	E17 GND GND L12 E18 GND GND L14	V50 GND GND GND	
C AB10 GND GND GND AF45 AF45 AF47 AB17 GND GND GND AF5		BC14 GND GND BH7 BC20 GND GND BJ13	E21 GND GND L16 L26 L2 GND GND GND GND GND GND GND GND GND L36 L36 L38 GND GND GND L36 L38 GND GND GND	V7 GND	c
AB15 AB17 AB19 AB19 AB2 AB21 AB21 AB21 AB23 AB25 AB25 AB25 AB27 AB27 AB27 AB27 AB27 AB27 AB28 AB27 AB29 AB27 AB20 AB27 AB27 AB27 AB27 AB27 AB27 AB27 AB27	T ALAO GND GND ALISE T	BC38 GND GND BJ18 T	E35 GND GND L40	W24 GND	
AB25 GND GND AG16 AB27 GND GND AG20 AB29 GND GND AG20 AB31 GND GND AG22 AB31 GND GND AG24	T AM15 GND GND AU39 T	BC44 GND GND BJ21 BJ22 GND GND GND BJ31 BJ34 GND GND BJ34	E45 GND GND L49	W26 GND	
AB33 GND GND AG26 AG26 AG26 AG36 AB37 GND GND AG38 GND GND AG38 AB37 AB38 GND GND AG30 AG30	AM19 GND GND AU43 AM2 GND GND AU47 AM21 GND GND AU47	BC49 GND GND BJ35 BC5 GND GND GND BJ36 BD11 GND GND BJ39 BJ4 BD11 GND GND BJ39 BJ4	E48 GND GND GND H11 M11 M2	W4 GND	
AB42 GND GND AG32 AB45 GND GND AG34 AB47 GND GND AG36	AM25 GND GND AU5	BD14 GND GND BJ43 GND GND BJ45 GND	F10 GND GND M23 M33 GND GND GND M38	W44 GND GND GND GND	
AB5 GND GND AG38 AB50 GND GND AG4 AB51 GND GND AG4 AB7 GND GND AG40 AB7 GND GND AG44	AM31 GND GND AV10 AV15	I BD38 GND GND BJ49 I	F2 GND GND M46	W5 GND W8 GND GND	
AC14 GND GND AG47 AC16 GND GND GND AG48	AM38 GND GND AV35 AM41 GND GND GND AV38 AM46 GND GND GND AV42 AM47 GND GND GND AV42 AM47 AV42	BD41 GND GND BJ50	F33 GND GND M6 J	Y11 GND Y15 GND GND GND Y17 GND	
AC18 GND GND AG49 AC20 GND GND AG5 AC21 GND GND AG8 AC24 GND GND AG8 AC26 GND GND AH1 AC28 GND GND AH1 AC28 GND GND AH1 B AC28 GND GND AH11	AM35 GND GND AV2 AM37 GND GND AV25 AM38 GND GND AV35 AM41 GND GND AV38 AM41 GND GND AV38 AM46 GND GND AV42 AV42 AV42 AV45 AV45 AV45 AV45 AV45 AV45 AM50 GND GND AV45 AM50 GND GND AV50 AM51 GND GND GND AM51 GND GND AV50 AN12 GND GND AV51 AN14 GND GND AV7 AN14 GND GND AV7 AW14 GND GND AV7	BE15 GND GND BK29	F38 GND GND N14 GND N20	Y2 GND GND GND GND GND GND GND	
B AC28 GND GND AH11 AH12 AC30 GND GND GND AC32 GND GND GND AH17 GND AC32 GND GND GND AH17 GND	AN12 GND GND AV17 AN14 GND GND GND AW12 AN16 GND GND AW12 AN16 GND GND AW14	BE16 GND GND BK31 BE18 GND GND BK32 BE19 GND GND BK32 BE19 GND GND BK33 BE24 GND GND BK36 BE33 GND GND BK36 BE33 GND GND BK36 BE33 GND GND BK36	F45 GND GND N30 N30 N30 F50 GND	Y25 Y27 Y29 Y31 SND GND GND GND	
AC34 GND GND AH21 AC36 GND GND AH23 AC38 GND GND AH23 AC39 GND GND AH25 AC4 GND GND AH27 AC4 GND GND AH29	AN14 GND GND AW12 AN18 GND GND AW22 AN20 GND GND AW3 AN22 GND GND AW3 AN24 GND GND GND AW32 AN24 GND GND GND AW38 AN26 GND GND GND AW38	BE24 GND GND BK36 BE33 GND GND BK42 BE35 GND GND BK42 BE35 GND GND BK45	F6 GND GND N47	733 735 737 737 738 738 738 738	
AC44 GND GND AH31 GND AC47 GND GND GND AH33 GND GND AH33 GND GND AH33 GND GND AH36 G	AN28 GND GND AW40 AW44 AW47	BE36 GND GND BK46 T	G12 GND	SND	0K 0603
AC49 GND GND AH37 AC5 GND GND AH39 AC8 GND GND AH40 AD1 GND GND AH41	AN32 GND GND AW48 AN34 GND GND AW49 AN36 GND GND AW5 AN38 GND GND AW5 AN4 GND GND AW8 AN4 GND GND AW8 AN4 GND GND AW8	BE37 GND GND BK47	G31 GND GND P2	Y50 Y51 GND GND GND GND	/F1_INSTALLED
AC8 SND SND AH40 AD11 GND GND AH46 AD11 GND GND AH46 AD12 GND GND AH47 AD15 GND GND AH5 AD17 GND GND AH5	AN40 GND GND AY11 AY10	BE49 GND GND BL12 BE49 GND GND BL16 BE5 GND GND BL16 BE5 GND GND BL16 BE7 GND GND BL17 BE8 GND GND BL17	G4 GND	AC	THE FPGA IS INSTALLED, THEN THE "TIVE-LO "/F1_INSTALLED" SIGNAL
AD17 AD17 AD19 AD19 AD21 AD2 AD21 AD21 AD21 AD21 AD21 AD21	AN47 GND GND AY29 AN49 GND GND GND AY38 AN49 GND GND GND AY38 AN5 GND GND GND AY41 AN5 GND GND GND AY41	BE9 GND GND BL18 BF10 GND GND BL21 BF16 GND GND BL26 BF16 GND GND BL26 BF16 GND GND BL31	G34 GND GND GND P37 G44 GND	NO	LL BE PULLED TO GND. IF THE FPGA IS OT INSTALLED, THE SIGNAL WILL BE HI. IY FPGA GND PIN CAN BE USED.
AD1 GND GND AH41 AD11 GND GND AH46 AD12 GND GND AH46 AD12 GND GND AH6 AD17 GND GND AH6 AD17 GND GND AH5 AD19 GND GND AH5 AD2 GND GND AH6 AD21 GND GND AH6 AD21 GND GND AH6 AD23 GND GND AJ14 AD23 GND GND AJ16 AD25 GND GND AJ16 AD27 GND GND AJ20 AD27 GND GND AJ20 AD29 GND GND AJ20 AD31 GND GND AJ24 AD33 GND GND AJ26 AD33 GND GND AJ28 AD35 GND GND AJ28 AD35 GND GND AJ28 AD36 GND GND AJ28 AD37 GND GND AJ28 AD38 GND GND AJ28 AD38 GND GND AJ28 AD38 GND GND AJ28	AN9 GND GND AY46 AY47	BF19 GND GND BL35 BF20 GND GND BL35 BF20 GND GND BL36 BF21 GND GND BL36 BF21 GND GND BL36 BF21 GND GND BL36	H1 GND GND R12 R14 R14	AN	THE GA GIND FIN CAN DE USED.
AD27 AD29 AD31 AD33 AD35 AD35 AD35 AD36 AD37 AD37 AD37 AD37 AD37 AD38 AD37 AD37 AD38 AD37 AD38 AD37 AD38 AD37 AD38 AD37 AD38 AD38 AD37 AD38 AD38 AD38 AD38 AD38 AD38 AD38 AD38	AP10 AP15 GND AP17 GND AP17 AP19 GND AP10 AP10 AP10 AP10 AP10 AP10 AP10 AP10	BE47 GND GND BK7	H15 GND GND R3 H16 GND GND R3 H17 GND GND R34 H18 GND GND R34 H18 GND GND R34		A
AD37 AD39 AD40 AD41 AD41 AD41 AD46 AD46 AD41 AD46 AD46 AD40 AD40 AD40 AD40 AD40 AD40 AD40 AD40	AP23 GND GND B16 AP25 GND GND B19 AP27 GND GND GND B20 AP29 GND GND GND B21	BF36 GND GND BL7 BF45 GND GND BL7 BF46 GND GND C12 BF47 GND GND C16	H19 GND GND R40 GND GND GND GND GND GND R47 GND GND GND R47		DOLLO CM W/ DUAL A3577 M/A
AD36 AD37 AD39 AD39 AD39 AD39 AD40 AD40 AD41 AD41 AD46 AD46 AD46 AD47 AD50 AD50 AD50 AD50 AD50 AD50 AD50 AD50	AP31 GND GND B31 B31 AP35 GND GND GND B31	BF50 GND GND C18	H21 GND GND GND H32 GND	At Title	POLLO CM W/ DUAL A2577, MK1 5.01: FPGA#1 GND
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	AP38 GND GND B33	BF6 GND GND C21 C21 C3 GND	H33	Size	Document Number Rev A
GND GND	GND GND	GND	GND GND	2 2	e: Wednesday, February 17, 2021 Sheet 39 of 80







5.04: FPGA#1 CONFIGURATION





Date: Wet




5.06: FPGA#1 SYSTEM MONITOR FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2. FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3. ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS. FILTER FOR ANALOG POWER SUPPLY AS PER UG580 SYSMON USER GUIDE SYSMON U203 AG19 AH19 -≪ F1_TEMP_DIODE 31 VCCADC DXP V_TEMP L3 600 OHM V_REF C1543 470 PF 0402 10V VCC C90 0.1 UF 0402 C91 0.47 UF 0402 10V _C1544 DXN GND - 0.1 UF 0402 AK18 GND <⊢ GND<1− GNDADC THE LTC2997H RANGE IS FROM -40C TO +125C. L4 600 OHM AK19 VREFP THE OUTPUT IS NOMINALLY 4 MILLIVOLTS PER DEGREE KELVIN. THIS IS FOR A DIODE AH18 VREFN V_1V8 WITH AN IDEALITY FACTOR OF 1.004. THE XILINX FPGA HAS AN IDEALITY FACTOR OF 1.026. THEREFORE, THE VOLTAGE HAS TO BE SCALED BY (1.004/1.026), OR 0.978558. R68 NP 0402 SYSMON I2C ADDRESS RESISTORS: WITH ONLY THE RESISTORS TO GND INSTALLED, SYSMON MEASURES ZERO VOLTS. THE I2C ADDRESS IS THEREFORE 0b0110010 OR 0x32. AJ19 AG18 VN R69 1K 0402 R71 \$ 1K 0402 FPGA_VU13P_A2577 I2C ADDR = 0X32V GND GND APOLLO CM W/ DUAL A2577, MK1 5.06: FPGA#1 SYSTEM MONITOR Document Number Α 6089-119 Wednesday, February 17, 2021 Sheet 44 of










	U202-1 FPGA_VU13P_A2577 A13 AE12	U2 <u>02-2 FPGA_VU13</u> P_A2577	U202-3 FPGA_VU13P_A2577	U202-4 FPGA_VU13P_A2577	U202-5 EDCA VILIAD A2577	
	A16 GND GND AE16 GND AE19	AJ49 AJ5 GND GND AP42 AP45 GND GND AP47	D00	004	T2 GND GND	6.01: FPGA#2 GND
		AK10 GND GND AP50	B42 GND GND BG18 B45 GND GND BG21 GND GND GND BG21	C36 GND GND H38 GND H41	T41 T46 GND GND GND GND	
	A18 GND GND AE22 A26 GND GND GND AE24 A31 GND GND GND AE24 A34 GND GND GND AE28 A35 GND GND GND AE3 A36 GND GND GND AE3 A37 GND GND GND AE3 A48 GND GND GND AE34 A48 GND GND AE36 A48 GND GND AE38	AK15 AK15 AK17 AK17 AK2 AK2 GND GND AP7 AR12 GND GND GND AP7 AR12 AK12 GND GND AP7 AR12	B48 GND GND BG31	C40 GND GND H46 H47 C45 GND GND GND GND GND GND H50 H50 H50 GND GND GND H50 GN	T5 GND GND	
	A35 GND GND AE30 A36 GND GND AE30 A39 GND GND AE32	AK23 GND GND AR22	B5 GND GND BG35 GND GND BG36	C48 GND GND H50 C50 GND GND H51 GND GND H6	T6 GND GND	
D	A43 GND GND AE34 A43 GND GND GND A45 GND GND A45 GND GND A45 GND GND A45 AE36 A48 GND GND A48 GND GND AE4 AE4	AK29 GND GND AR28 AR3	B49 GND GND BG34 B5 GND GND GND BG35 B6 GND GND GND BG36 B7 GND GND GND BG40 BA14 GND GND GND BG44 BA16 GND GND GND BG44 BA16 GND GND GND BG44 BA26 GND GND GND BG45 BA36 GND GND GND BG48 BA36 GND GND GND BG49 BA36 GND GND GND BG49 BA37 GND GND BG49 BA38 GND GND BG49 BA38 GND GND BG49	C44 GND GND H50 C48 GND GND GND C49 GND GND GND C50 GND GND GND C7 GND GND GND C8 GND GND GND C8 GND GND GND C8 GND GND GND C8 GND GND GND D1 GND GND	U18 GND GND GND	
	A48 GND GND AE4 A7 GND GND GND AE40 A9 GND GND AE43 AA12 GND GND AE43 AA12 GND GND AE47	AK33 GND GND GND AR30 AR35 GND GND GND GND AR4 AR4 AR42 GND GND GND AR44 AR44	BA16 GND GND BG45 BA36 GND GND BG49 BA36 GND GND BG7	D11 GND GND J3 D15 GND GND GND J38 D16 GND GND GND J4 D19 GND GND GND J40	U30 GND GND GND	
	AA14 GND GND AE48 AE49	AK42 GND GND AR44 AK45 GND GND AR47 AK47 GND GND AR47	BA38 GND GND BG8 BH1	D19 GND GND J40 D20 GND	U4 GND GND GND	
	AA20 GND GND AE9	AK42 GND GND GND AR44 AR47 AR47 AK50 GND GND GND GND AK51 GND GND GND GND AR5 GND GND GND AR5 GND	BA43 GND GND BH15	D27 GND GND J49 J5	U48 U49 GND GND	
	AA26 GND GND AF12 GND AF15	AK51 GND GND AT1 AL12 GND GND GND AT1 AL14 GND GND GND AT1 AL14 GND GND GND AT2	BA49 GND GND BH2	D32 GND	U9 GND GND	
	AA24 AA26 GND GND AA28 GND GND AA30 GND GND AA31 AA34 GND GND GND AA20 AA34	AL12 AL14 AL16 GND GND GND AL20 AL22 GND GND GND GND AT21 AT21 AT21 AT21 AT23 AT22 AT24 AT23 AT25 AT26 AT27 AT27 AT29 AT27 AT29 AT29 AT28 GND GND GND GND AT31 AT38 AT38	BB1 GND GND BH25 GND BH21	D32 GND GND K1 D36 GND GND GND D37 GND GND K10 D37 GND GND K10 D41 GND GND K14 D41 GND GND GND K19 D45 GND GND GND K2 D46 GND GND GND K2	V2 GND GND GND	
	AA34 GND GND AF21 AA36 GND GND GND AA38 GND GND AA38 GND GND	AL20 GND GND AT25 AL22 GND GND GND AT27 AL24 GND GND GND AT29	BB2 GND GND BH33 BB23 GND GND GND BH33 BB38 GND GND BH36 BB42 GND GND GND BH37 BB44 GND GND BH41	D47 GND GND K38	V27 V29 GND GND GND	
	AA36 GND GND AF23 AA38 GND GND GND AF23 AA41 GND GND GND AA40 GND GND AA40 GND GND AA41 GND GND GND AA43 GND GND GND AA43 GND GND GND AA31 GND GND AF33	AL26 AL28 AL28 GND GND GND AT31 AL30 GND GND GND AT46	T BB45 GND GND BH45 T	D50 GND	V38 V42 GND GND	
	AA48 GND GND AF35	AL32 GND GND AT47	BB5 GND GND BH47	E12 GND GND K51	V47 GND GND	
	AA49 GND GND AF37 AA5 GND GND AF39 AA9 GND GND AF40 AB10 GND GND AF42 AB15 GND GND GND AF45 AB15 GND GND AF45 AB15 GND GND GND AF45	AL38 GND GND AT51 GND AL4	BB51 GND GND BH50 BH50 BH51 GND	E16 GND GND L12 E18 GND GND GND L14 E21 GND GND GND L16 E24 GND GND GND L26 GND GND GND L26	V51 V7 V7 GND GND	
C	AB10 GND GND AF45 AB15 GND GND GND GND GND GND GND GND GND AF5	AL40 GND GND AU13 AU14 AL47 GND GND GND GND AU18 AU24 AU24	BC20 GND GND BJ13 GND BJ46	F34 GND GND L3	W12 W14 W18 GND GND GND GND GND GND	
	AB19 GND GND AF50 AB21 GND GND AF51 AB21 GND GND GND AF51 AB23 GND GND GND AF51 AF51 AF71 AF73 AF71	AL48 AL49 AL49 AL5 AL8 AL9 AL5 AL8 AL9 AL5 AL8 AL9 AL5 AL8 AL9 AL5 AL8 AL8 AL9 AL18 AL18 AL18 AL18 AL18 AL18 AL18 AL18			W24 GND	
	AB23 GND GND AG12 AB25 GND GND GND AB27 GND GND GND AB27 GND GND	AM1 GND GND AU30	BC38 GND GND BJ28 BJ2 GND GND GND BJ21 BJ22 GND GND GND BJ21 BJ22 GND GND GND GND BJ33 GND	E4 GND GND L47	W28 W28 GND	
	AB29 GND GND AG20 AB31 GND GND AG24 AB33 GND GND GND AG24 AB35 GND GND AG28	AM15 AM17 AM17 AM19 AM19 AM29 AM29 AM4 AM4 AM4 AM4 AM4 AM4 AM4 AM4	BC47 BC48 BC49 BC5 GND GND GND GND GND GND GND GND	1 E49 OND OND L8 1	W30 W30 W34 GND W36 GND GND GND	
 	AB35 GND GND AG28 AB37 GND GND GND AB38 GND GND GND AB38 GND GND GND	AM21 GND GND AU48 AM23 GND GND AU49 AU49	BC49 GND GND BJ34 BC5 GND GND GND BJ36 BD11 GND GND BJ39 BD14 GND GND BJ39 BD14 GND GND BJ43 BD14 GND GND BJ43 BD2 GND GND BJ45	E7 GND GND GND GND M11 GND M21	W4 GND GND	
	AB15 GND GND AF47 AB17 GND GND GND AF50 AB19 GND GND AF50 AB21 GND GND AF51 AB21 GND GND AG12 AB25 GND GND AG12 AB26 GND GND AG12 AB27 GND GND AG12 AB27 GND GND AG12 AB29 GND GND AG22 AB29 GND GND AG22 AB31 GND GND AG22 AB31 GND GND AG24 AB35 GND GND GND AG24 AB35 GND GND GND AG26 AB36 GND GND GND AG38 AB37 GND GND GND AG38 AB38 GND GND GND AG30 AB39 GND GND AG31 AB40 GND GND AG31 AB40 GND GND AG31 AB41 GND GND AG31 AB45 GND GND AG32 AB45 GND GND AG33 AB45 GND GND AG36 AB51 GND GND AG38	I AM29 I SILD SILD I AV1		F10 GND GND M23 M23 F16 GND	W47 W48 GND GND	
	AB5 GND GND AG38 AB50 GND GND GND AB51 GND GND GND AB51 GND GND GND AB7	AM31 AM33 AM35 AM35 AM35 AM35 AM35 AM35 AM36 AM37 AM37 AM37 AM37 AM37 AM38	BD41 GND GND BJ50	F2 GND GND MAG	W5 GND GND	
	AB7 GND GND AG44 AC14 GND	AM35 AM37 AM37 AM38 AM37 AM38 AM41 AM41 AM41 AM41 AM41 AM41 AM41 AM41	BD41 GND GND BJ50 BD46 GND GND GND BJ7 BD5 GND GND GND BK10 BD50 GND GND BK10 BD51 GND GND BK16 BD51 GND GND BK16	F20 GND GND M5 F31 GND GND M5 F32 GND GND M50 F33 GND GND M51	Y11 GND Y15 GND	
	AC18 GND GND AG49 AC20 GND GND AG5 AC22 GND GND GND AG5 AC22 GND GND GND AG6 AC24 GND GND AH1	AM46 AM47 AM5 AM5 AM5 AM5 AM5 AM5 AM5 AM5 AM5 AM5	BD51 GND GND BK16 BD6 GND GND BK19 BE12 GND GND BK20 BE14 GND GND BK21	F33 GND GND GND F38 GND	Y19 GND GND GND	
В	AC24 GND GND AH1 AC26 GND GND GND AC28 GND GND GND AC28 GND GND	AM50 AM51 AM6 AM6 AN12 AN12 AN14 GND GND GND GND GND GND GND GND	BE15 GND GND BK29	Section Sect	Y21 GND Y23 GND Y25 GND Y27 GND Y29 GND GND GND	
	AC3 GND GND AH15 AC30 GND GND GND AH17 AC32 GND GND GND AH17 AC32 GND GND GND AH17	AN12 AN14 AN16 AN16 GND GND GND GND GND GND GND GND	BE16 GND GND BK31 BK32 GND GND GND GND BK33 GND GND GND BK33 GND GND GND BK32 GND GND GND BK32 GND GND GND GND BK33 GND	F47 GND GND N38 N39 N39 F50 GND GND GND N4	Y27 Y29 GND GND GND	
	AC32 GND GND AH21 AC34 GND GND GND AC36 GND GND AC36 GND GND AC38 GND GND AC39 GND GND AH27	AN16 AN18 AN18 AN20 AN20 AN22 AN22 AN22 AN3 AN3 AN32 AN32 AN32 A	BE19 GND GND BK38 GND GND BK38 GND GND BK38 GND GND BK38 GND GND BK44 GND GND BK44 GND GND BK44 GND GND GND GND BK46 GND	F51 GND GND N43 N47 N47 F7 GND GND GND GND H48	Y31 Y33 Y35 GND GND GND GND GND	
	AB50 AB51 AB7 GND GND AG40 AG44 AC14 GND GND AG47 AC16 GND GND AC28 GND GND AC28 GND GND AC28 GND GND AC30 GND AC30 GND AC30 GND AC30 GND AC30 GND AC30 GND AC40 AC50 GND AC50 AC60 GND AC70 AC60 GND AC70 AC70 AC70 AC70 AC70 AC70 AC70 AC70	AN24 AN26 AN26 AN28 AN28 AN28 AN28 AN28 AN29 AN29 AN29 AN29 AN29 AN29 AN29 AN29	BE35 GND GND BK45 BK46 GND GND GND BK46	G18 GND GND D4	737 738 741 746 747 GND GND GND GND GND	P112110K 0603
	AC48 GND GND AH35 AC49 GND GND AH37 AC5 GND GND GND AH37 AC6 GND GND GND AH40 AC7 GND GND AH40	AN30 AN32 AN32 AN34 AN34 AN36 AN36 AN36 AN36 AN37 AN36 AN37 AN37 AN37 AN38 AN38 AN39 AN39 AN39 AN39 AN39 AN39 AN39 AN39	BE37 GND GND BK47 BE38 GND GND BK48 BE40 GND GND BK49 BE43 GND GND BK5 BK6	G28 GND GND P10 P10 P27 GND	75 75 950 9750 9751 9751 9751	R112110K 0603
	AC8 GND GND AH40 AD11 GND GND AH41 AD11 GND GND GND AD12 GND GND GND AD15 GND GND AH5	AN34 AN36 AN36 AN38 AN4 AN40 AN40 AN40 AN40 AN40 AN40 AN40	BE43 GND GND BK6 BE47 GND GND BK7 BE48 GND GND GND BK7 BL12	G34 GND	GND GND Y6	√ /F2_INSTALLED 22
	AD12 GND GND AH47 AD15 GND GND AH50 AD17 GND GND AH50	AN40 AN43 AN47 AN47 AN47 AN47 AN47 AN47 AN47 AN47	BE49 BE49 GND GND BL12 BC5 GND GND BL17 GND GND BL17 BL16 BL16 GND GND BL17	G40 GND	GND	IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F2_INSTALLED" SIGNAL
	AD15 AD17 AD17 AD19 AD2	AN43 AN47 AN48 AN48 AN49 AN49 AN5 AN6 AN6 AN6 AN6 AN6 AN6 AN6 AN6 AN6 AN6	BE9 GND GND BL18 BF10 GND GND BL21 BF16 GND GND BL26 BF16 GND GND BL26 BF16 GND GND BL26	G34 GND		WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.
	AD23 GND GND AJ20 AD27 GND GND GND AJ20 AJ20 AJ22	AN9 AN9 AP1 AP10 AP10 AP10 AP10 AP10 AP10 AP10	BF19 GND GND BL31 BF20 GND GND BL34 BF20 GND GND BL36 BF21 GND GND BL36 BL36 BL36 BL4	G8 GND GND P7 R12 GND GND GND GND R14		ANY FPGA GND PIN CAN BE USED.
	AC8 GND GND AH40 AD11 GND GND AH41 AD11 GND GND GND AH41 AD12 GND GND GND AH47 AD15 GND GND GND AH47 AD16 GND GND GND AH51 AD17 GND GND GND AH51 AD19 GND GND GND AH51 AD21 GND GND GND AH61 AD21 GND GND GND AH61 AD23 GND GND GND AJ44 AD25 GND GND GND AJ26 AD27 GND GND GND AJ26 AD27 GND GND GND AJ26 AD31 GND GND GND AJ26 AD33 GND GND GND AJ26 AD33 GND GND GND AJ28 AD33 GND GND GND AJ28 AD34 GND GND AJ28 AD35 GND GND GND AJ38 AD37 GND GND GND AJ30 AD37 GND GND GND AJ31 AD37 GND GND AJ31 AD37 GND GND AJ30 AJ30 AJ30 AJ30	AP15 AP17 AP17 AP19 AP2 AP2 AP21 AP10 GND	BE43 GND GND BK6 BK7 BE48 GND GND BK7 BL12 BE48 GND GND BL16 BL17 BL18 BE49 GND GND BL16 BL17 BL18 BE49 GND GND BL16 BL17 BL18 BE49 GND GND BL26 BL21 GND GND BL26 BL31 BF19 GND GND BL31 BL34 BF20 GND GND BL35 BL36 BF21 GND GND BL36 BL36 BE41 GND GND BL36 BL36 BE31 GND GND BL40 BL40 BF32 GND GND BL40 BL44 BF32 GND GND BL44 BL45 GND BND B	G36 GND GND F37 P37 G44 GND		
A	AD35 GND GND AJ30 AD37 GND GND GND AJ30 AD39 GND GND AJ30 AD39 GND GND AJ32	AP21 AP21 AP23 AP23 AP23 AP23 AP23 AP23 AP23 AP23	BF31 GND GND BL40 BF32 GND GND BL44 BF33 GND GND BL44 BF36 GND GND BL45 BF36 GND GND BL48 BF42 GND GND BL48 BF42 GND GND BL48 BF47 GND GND BL48	H17 GND GND GND H18 H19 GND		
	AD39 AD40 AD41 AD46 AD46 AD46 AD46 AD40	AP21 AP23 AP25 AP27 AP27 AP29 GND GND B19 B20 GND GND B20 B20 B20 B21	BF45 GND GND GND C12	H19 GND GND R44 R44 R44 R47 R41 GND		ADOLLO OMANI/ DUM ACETT MICA
	AD39 AD40 GND GND GND GND AJ34 AJ36 AD41 GND GND GND AJ36 AJ36 AJ38 AD47 AD5 GND GND GND AD50 GND GND AJ38 AJ39 AJ47 AD50 GND GND GND AJ43	AP31 GND GND B23 B3 AP35 GND GND GND B24 B3	BF50 GND GND C18	H21 GND GND GND H31 H32 GND		APOLLO CM W/ DUAL A2577, MK1
	AD35 AD37 AD39 AD40 AD40 AD40 AD41 AD46 AD46 AD47 AD5 AD50 AD50 AD51 AD60 AD60 AD60 AD60 AD60 AD60 AD60 AD60	AP37 AP38 AP38 GND GND GND GND GND GND GND GND	BF6 GND	H18		6.01: FPGA#2 GND Size Document Number Rev
	GND GND	GND GND	GND GND	GND GND		Date: Wednesday, February 17, 2021 Sheet 48 of 80






6.04: FPGA#2 CONFIGURATION





6.06: FPGA#2 SYSTEM MONITOR




APOLLO CM W/ DUAL A2577, MK1


Title
6.06: FPGA#2 SYSTEM MONITOR


Size | Document Number | Rev | A

6089-119 | A

Date: | Wednesday, February 17, 2021 | Sheet | 53 | of | 80








7.01: FPGA#1 SM C2C ON QUAD L THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. UNUSED CLOCK INPUTS ARE LEFT OPEN. THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK. ac_pF1R_R0_1 17 ac_nF1R_R0_1 17 GTY QUAD 220 BD13 MGTREFCLK0P_220 MGTREFCLK0N_220 pMGT_SM_TO_F1_1 >> BC11 MGTREFCLK1P_220 MGTREFCLK1N_220 nMGT_SM_TO_F1_1 >> pMGT_F1_TO_SM_1 >>-14 nMGT_F1_TO_SM_1 >>-14 BG20 BG19 MGTYRXP0_220 MGTYRXN0_220 pMGT_SM_TO_F1_2 >>-14 BH13 MGTYTXP0_220 MGTYTXN0_220 nMGT_SM_TO_F1_2 >>-14 BF18 MGTYRXP1_220 MGTYRXN1_220 pMGT_F1_TO_SM_2 >> 14 nMGT_F1_TO_SM_2 >> 14 BF12 MGTYTXP1_220 MGTYTXN1_220 BJ20 MGTYRXP2_220 MGTYRXN2_220 BJ15 MGTYTXP2_220 MGTYTXN2_220 BH18 MGTYRXP3_220 MGTYRXN3_220 BG15 BG14 MGTYTXP3_220 MGTYTXN3_220 FPGA_VU13P_A2577 APOLLO CM W/ DUAL A2577, MK1


7.01: FPGA#1 SM C2C ON QUAD L


Wednesday, February 17, 2021 Sheet 57 of


Α


Document Number 6089-119

















7.09: FPGA#1 UNUSED QUADS K, P, W, AA

AR11 AR10 MGTRI	GTY QUAD 224 EFCLK0P_224 EFCLK0N_224 EFCLK1P_224 EFCLK1N_224	× J11 × J10 × H13 × H12	MGTREFCLK0P_235 MGTREFCLK0P_235 MGTREFCLK1P_235 MGTREFCLK1P_235 MGTREFCLK1N_235	×U41 ×U42 × T39 × T40	WGTREFCLK0P_131 MGTREFCLK0N_131 MGTREFCLK1P_131 MGTREFCLK1N_131	× J41 × J42 × H39 × H40	MGTREFCLK0P_135 MGTREFCLK0N_135 MGTREFCLK1P_135 MGTREFCLK1N_135
BA7 BA6 MGTY BA6 MGTY MGTY MGTY AY3 MGTY AY3 MGTY AY8 MGTY AW2 AW1 AW7	RXP0_224 RXN0_224 FXP0_224 FXN0_224 RXP1_224 RXN1_224 FXP1_224 FXN1_224 RXP2_224 RXN2_224 FXP2_224 FXP2_224 FXP2_224 FXP3_224 RXN3_224 FXP3_224 FXP3_224	XD18 XD17 XD13 XD12 XE20 XE19 XE15 XE14 XF18 XF17 XF12 XG20 XG19 XG15 XG14	MGTYRXP0_235 MGTYRXN0_235 MGTYTXN0_235 MGTYTXN0_235 MGTYTXN0_235 MGTYRXN1_235 MGTYTXN1_235 MGTYTXN1_235 MGTYTXN1_235 MGTYRXP2_235 MGTYRXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYRXN3_235 MGTYRXN3_235 MGTYRXN3_235	× N50 × N45 × N45 × N46 × M48 × M49 × M43 × M44 × L50 × L51 × L45 × L46 × K48 × K48 × K48 × K43 × K43	MGTYRXP0_131 MGTYRXN0_131 MGTYTXN0_131 MGTYTXN0_131 MGTYTXN1_131 MGTYTXN1_131 MGTYTXN1_131 MGTYTXN1_131 MGTYTXN1_131 MGTYTXN2_131 MGTYTXP2_131 MGTYTXP2_131 MGTYTXP2_131 MGTYTXP2_131 MGTYTXN2_131 MGTYTXN2_131 MGTYTXN2_131	× D34 × D35 × D40 × D40 × E32 × E33 × E37 × E38 × F34 × F35 × F40 × F40 × G32 × G33 × G37 × G38	MGTYRXP0_135 MGTYRXN0_135 MGTYTXN0_135 MGTYTXN0_135 MGTYTXN1_135 MGTYTXN1_135 MGTYTXN1_135 MGTYTXN1_135 MGTYTXN1_135 MGTYRXP2_135 MGTYRXP2_135 MGTYTXP2_135 MGTYTXP2_135 MGTYTXP2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYRXN3_135 MGTYRXN3_135
	/U13P_A2577		MGTYTXN3_235 FPGA_VU13P_A2577		MGTYTXN3_131 FPGA_VU13P_A2577		MGTYTXN3_135 FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
7.09: FPGA#1 UNUSED QUADS K, P, W, AA


Size Document Number 6089-119


Date: Wednesday, February 17, 2021 Sheet 65 of 80


8.01: FPGA#2 SM C2C ON QUAD L THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. UNUSED CLOCK INPUTS ARE LEFT OPEN. THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK. ac_pF2R_R0_1 17 GTY QUAD 220 ac_nF2R_R0_1 17 BD13 MGTREFCLK0P_220 MGTREFCLK0N_220 pMGT_SM_TO_F2_1 >> BC11 MGTREFCLK1P_220 MGTREFCLK1N_220 nMGT_SM_TO_F2_1 >> pMGT_F2_TO_SM_1 >>-14 nMGT_F2_TO_SM_1 >>-14 BG20 BG19 MGTYRXP0_220 MGTYRXN0_220 pMGT_SM_TO_F2_2 >>-BH13 MGTYTXP0_220 MGTYTXN0_220 nMGT_SM_TO_F2_2 >>-14 BF18 MGTYRXP1_220 MGTYRXN1_220 pMGT_F2_TO_SM_2 >> 14 nMGT_F2_TO_SM_2 >> 14 BF12 MGTYTXP1_220 MGTYTXN1_220 BJ20 MGTYRXP2_220 MGTYRXN2_220 BJ15 MGTYTXP2_220 MGTYTXN2_220 BH18 MGTYRXP3_220 MGTYRXN3_220 BG15 BG14 MGTYTXP3_220 MGTYTXN3_220 FPGA_VU13P_A2577 APOLLO CM W/ DUAL A2577, MK1 8.01: FPGA#2 SM C2C ON QUAD L


Document Number 6089-119


Wednesday, February 17, 2021 Sheet

















U202-50	U202-54	U202-34	U202-38
G GTY QUAD 231	K GTY QUAD 235	₩ GTY QUAD 131	AA GTY QUAD 135
11 MGTREFCLK0P_231 MGTREFCLK0N_231 13 12 MGTREFCLK1P_231 MGTREFCLK1N_231	X J11	XU41 XU42 X MGTREFCLK0P_131 MGTREFCLK0N_131 X MGTREFCLK1P_131 MGTREFCLK1N_131	MGTREFCLK0P_135 MGTREFCLK0N_135 H39 H40 MGTREFCLK1P_135 MGTREFCLK1N_135
2 MGTYRXP0_231 MGTYRXN0_231 7 MGTYTXP0_231 MGTYTXN0_231 4 MGTYTXN0_231 4 MGTYRXN1_231 9 MGTYRXN1_231 9 MGTYTXN1_231 2 MGTYTXN1_231 2 MGTYRXP2_231 MGTYRXN2_231 7 MGTYTXP2_231 MGTYTXP2_231 MGTYTXP2_231 MGTYTXP2_231 MGTYTXP2_231 MGTYTXN2_231 9 MGTYRXP3_231 MGTYRXP3_231 MGTYRXN3_231	× D18 × D17 × D13 × D13 × D13 × D13 × D13 × D13 × D13 × D13 MGTYTXP0_235 MGTYTXN0_235 × E20 × E19 MGTYTXN1_235 MGTYTXN1_235 × E14 × E14 × E14 × E15 × E14 × E17 × E17 × E18 × E17 × E18 × E18 × E19 MGTYTXP1_235 MGTYTXN1_235 MGTYTXN1_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYTXN2_235	MGTYRXP0_131 MGTYRXN0_131 M44	D34 ★D35 MGTYRXP0_135 MGTYTXN0_135 MGTYTXN0_135 MGTYTXN0_135 MGTYTXN0_135 MGTYTXN1_135 ★E32 ★E33 MGTYRXP1_135 MGTYTXN1_135 MGTYTXN1_135 MGTYTXN1_135 MGTYTXN2_135 MGTYRXP2_135 MGTYRXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135 MGTYTXN2_135
MGTYTXP3_231 MGTYTXN3_231 FPGA_VU13P_A2577	XG15	X K43	X G37
	XG14	X K44	★ G38
	MGTYTXP3_235	MGTYTXP3_131	MGTYTXP3_135
	MGTYTXN3_235	MGTYTXN3_131	MGTYTXN3_135
	FPGA_VU13P_A2577	FPGA_VU13P_A2577	FPGA_VU13P_A2577

8.09: FPGA#2 UNUSED QUADS G, K, W, AA

9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H UNUSED CLOCK INPUTS ARE LEFT OPEN. FPGA#1 FPGA#2 THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET. THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. U202-53 GTY QUAD 234 GTY QUAD 221 N / REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD. THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. X L10 MGTREFCLK0P_234 MGTREFCLK0N_234 BB13 BB12 MGTREFCLK0P_221 MGTREFCLK0N_221 THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK. MGTREFCLK1P_221 BA11 MGTREFCLK1N_221 BA10 XK13 MGTREFCLK1P_234 MGTREFCLK1N_234 pF1_M_RECV0 A6 A5 MGTYRXP0_234 MGTYRXN0_234 MGTYRXP0_221 MGTYRXN0_221 C1804 0.1 UF 04 402 0.1 UF C1806 pF1_M_RECV1 nF1_M_RECV1 C1807 0.1 UF 04 0402 0.1 UF C1808 pF2_J_RECV1 nF2_J_RECV1 pF1_M_XMIT1 nF1_M_XMIT1 C1809 0.1 UF 0402 0402 0.1 UF C1810 pF1_M_RECV2 nF1_M_RECV2 B18 MGTYRXP2_234 MGTYRXN2_234 MGTYRXP2_221 MGTYRXN2_221 C1811 0.1 UF 04 0402 0.1 UF C1812 MGTYTXP2_221 MGTYTXN2_221 C1813 0.1 UF 0402 0402 0.1 UF C1814 MGTYRXP3_234 MGTYRXN3_234 MGTYRXP3_221 MGTYRXN3_221 C1815 0.1 UF 04 0402 0.1 UF C1816 pF2_J_RECV3 nF2_J_RECV3 C15 MGTYTXP3_234 MGTYTXN3_234 MGTYTXP3_221 MGTYTXN3_221 C1817 0.1 UF 0402 0402 0.1 UF C1818 0402 0.1 UF C1819 FPGA_VU13P_A257 FPGA_VU13P_A2577 U202-52 GTY QUAD 233 GTY QUAD 222 **N** ac_pF1R_R0_2 ac_pF2R_R0_7 ac_nF2R_R0_7 ac_pF1R_R1_2 M13 MGTREFCLK1P_233 MGTREFCLK1N_233 ac_nF2R_R1_7 21 MGTYRXP0 222 MGTYRXP0_233 MGTYRXN0_233 C1820 0.1 UF 04 0402 0.1 UF C1822 C1821 0.1 UF 0402 D3 MGTYRXP1_233 MGTYRXP1 222 C1823 0.1 UF 04 0402 0.1 UF C1824 pF2_I_RECV1 nF2_I_RECV1 C1825 0.1 UF 0402 402 0.1 UF C1826 pF1_N_RECV2 nF1_N_RECV2 pF2_I_XMIT2 pF2_I_RECV2 nF2_I_RECV2 E6 MGTYRXP2_233 MGTYRXN2_233 MGTYRXP2_222 MGTYRXN2_222 C1827 0.1 UF 04 0402 0.1 UF pF2_I_RECV2 nF2_I_RECV2 pF1_N_XMIT2 nF1_N_XMIT2 C1829 0.1 UF 0402 402 0.1 UF pF1_N_RECV3 nF1_N_RECV3 pF2_I_XMIT3 nF2_I_XMIT3 pF2_I_RECV3 nF2_I_RECV3 E11 MGTYTXP3_233 MGTYTXN3_233 MGTYTXP3_222 MGTYTXN3_222 C1833 0.1 UF 0402 402 0.1 UF C1834 0402 0.1 UF C1835 FPGA_VU13P_A2577 FPGA_VU13P_A2577 GTY QUAD 232 GTY QUAD 223 MGTREFCLK0P_223 AV12 MGTREFCLK0N_223 XR10 XR10 MGTREFCLK0P_232 MGTREFCLK0N_232 MGTREFCLK1P_223 AU10 MGTREFCLK1N_223 AU10 XP12 MGTREFCLK1P_232 MGTREFCLK1N_232 pF2 H RECV0 nF1_O_XMIT(pF1_O_RECV1 nF1_O_RECV1 pF2_H_XMIT1 nF2_H_XMIT1 pF2_H_RECV1 nF2_H_RECV1 C1839 0.1 UF 04 0402 0.1 UF C1840 pF1_O_XMIT1 nF1_O_XMIT1 pF2_H_XMIT1 nF2_H_XMIT1 MGTYTXP1_232 MGTYTXN1_232 C1841 0.1 UF 0402 402 0.1 UF C1842 pF2_H_XMIT2 nF2_H_XMIT2 pF2_H_RECV2 nF2_H_RECV2 MGTYRXP2_223 MGTYRXN2 223 C1843 0.1 UF 04 0402 0.1 UF C1844 MGTYTXP2 223 MGTYTXP2 232 C1845 0.1 UF 0402 402 0.1 UF C1846 MGTYRXP3_232 MGTYRXN3_232 MGTYRXP3_223 MGTYRXN3_223 C1847 0.1 UF 04 0402 0.1 UF C1848 pF2_H_RECV3 nF2_H_RECV3 F9 MGTYTXP3_232 MGTYTXN3_232 MGTYTXP3_223 MGTYTXN3_223 C1849 0.1 UF 0402 402 0.1 UF C1850 FPGA_VU13P_A2577 FPGA_VU13P_A2577 APOLLO CM W/ DUAL A2577, MK1 9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H 6089-119

9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M UNUSED CLOCK INPUTS ARE LEFT OPEN. FPGA#1 FPGA#2 THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET. THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. GTY QUAD 232 L I O GTY QUAD 223 REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD. THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. AV13 MGTREFCLK0P_223 MGTREFCLK0N_223 MGTREFCLK0P_232 MGTREFCLK0N_232 THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK. MGTREFCLK1P_232 P13 × MGTREFCLK1N_232 MGTREFCLK1P_223 MGTREFCLK1N_223 pF1_H_RECV0 BE2 MGTYRXP0_223 MGTYRXN0_223 MGTYRXP0_232 MGTYRXN0_232 C1900 0.1 UF 04 402 0.1 UF pF1_H_RECV1 nF1_H_RECV1 C1903 0.1 UF 04 0402 0.1 UF C1904 pF2_O_RECV1 nF2_O_RECV1 pF1_H_XMIT1 nF1_H_XMIT1 C1905 0.1 UF 0402 0402 0.1 UF C1906 pF1_H_RECV2 nF1_H_RECV2 C1907 0.1 UF 04 0402 0.1 UF C1908 MGTYTXP2_232 MGTYTXN2_232 C1909 0.1 UF 0402 0402 0.1 UF C1910 MGTYRXP3_223 MGTYRXN3_223 MGTYRXP3_232 MGTYRXN3_232 C1911 0.1 UF 04 0402 0.1 UF C1912 pF2_O_RECV3 BB9 MGTYTXP3_223 MGTYTXN3_223 MGTYTXP3_232 MGTYTXN3_232 C1913 0.1 UF 0402 0402 0.1 UF C1914 0402 0.1 UF C1915 FPGA_VU13P_A2577 FPGA_VU13P_A2577 U202-41 GTY QUAD 222 GTY QUAD 233 U201-52 description ac_pF1R_R0_7 ac_pF2R_R0_2 ac_nF2R_R0_2 AW11 MGTREFCLK1P_222 MGTREFCLK1N_222 ac_nF2R_R1_2 21 MGTYRXP0 233 MGTYRXP0_222 MGTYRXN0_222 C1916 0.1 UF 04 MGTYTXP0_233 MGTYTXN0_233 0402 0.1 UF C1918 C1917 0.1 UF 0402 BG2 BG1 MGTYRXP1_222 MGTYRXN1_222 MGTYRXP1 233 C1919 0.1 UF 04 0402 0.1 UF C1920 C1921 0.1 UF 0402 402 0.1 UF C1922 pF1_I_RECV2 nF1_I_RECV2 pF2_N_XMIT2 BG6 MGTYRXP2_222 MGTYRXN2_222 MGTYRXP2_233 MGTYRXN2_233 C1923 0.1 UF 04 0402 0.1 UF pF1_I_XMIT2 nF1_I_XMIT2 pF2_N_RECV2 nF2_N_RECV2 pF2_N_XMIT2 nF2_N_XMIT2 C1925 0.1 UF 0402 402 0.1 UF pF1_I_RECV3 nF1_I_RECV3 pF2_N_XMIT3 nF2_N_XMIT3 BF9 MGTYTXP3_222 MGTYTXN3_222 pF2_N_RECV3 nF2_N_RECV3 MGTYTXP3_233 MGTYTXN3_233 C1929 0.1 UF 0402 0402 0.1 UF C1930 0402 0.1 UF FPGA_VU13P_A2577 FPGA_VU13P_A2577 U202-40 GTY QUAD 221 GTY QUAD 234 BB13 MGTREFCLK0P_221 MGTREFCLK0N_221 MGTREFCLK0P_234 L10 × MGTREFCLK0N_234 MGTREFCLK1P_234 K13 X MGTREFCLK1N_234 X BA11 BA10 MGTREFCLK1P_221 MGTREFCLK1N_221 pF2 M RECV0 pF1_J_XMIT0 nF1_J_XMIT0 pF1_J_RECV1 nF1_J_RECV1 pF2_M_XMIT1 nF2_M_XMIT1 pF2_M_RECV1 nF2_M_RECV1 C1935 0.1 UF 04 0402 0.1 UF C1936 pF1_J_XMIT1 nF1_J_XMIT1 pF2_M_RECV1 nF2_M_RECV1 pF2_M_XMIT1 nF2_M_XMIT1 C1937 0.1 UF 0402 402 0.1 UF C1938 pF2_M_XMIT2 nF2_M_XMIT2 C1939 0.1 UF 04 0402 0.1 UF C1940 MGTYTXP2 234 MGTYTXP2_221 MGTYTXN2_221 C1941 0.1 UF 0402 402 0.1 UF C1942 MGTYRXP3_221 MGTYRXN3_221 MGTYRXP3_234 MGTYRXN3_234 C1943 0.1 UF 04 0402 0.1 UF C1944 pF2_M_RECV3 nF2_M_RECV3 BK9 MGTYTXP3_221 MGTYTXN3_221 MGTYTXP3_234 MGTYTXN3_234 C1945 0.1 UF 0402 402 0.1 UF C1946 FPGA_VU13P_A2577 FPGA_VU13P_A2577 APOLLO CM W/ DUAL A2577, MK1 9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M 6089-119

9.05: F1 QUAD G TO F2 QUAD P

FPGA#1

GTY QUAD 231 --- ac_pF1R_R0_6 MGTREFCLK1P_231 MGTREFCLK1N_231 MGTYRXP1_231 MGTYRXN1_231 MGTYTXP1_231 MGTYTXN1_231 MGTYRXP2_231 MGTYRXN2_231 MGTYTXP2_231 MGTYTXN2_231 MGTYRXP3_231 MGTYRXN3_231 MGTYTXP3_231 MGTYTXN3_231 pF1_G_XMIT3 nF1_G_XMIT3

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.

C2012 0.1 UF 04 C2013 0.1 UF 0402 C2015 0.1 UF 04 C2017 0.1 UF 0402 pF2_P_XMIT2 nF2_P_XMIT2 C2019 0.1 UF 04 C2021 0.1 UF 0402 C2023 0.1 UF 04 C2025 0.1 UF 0402

	r	r	
pF1_G_XMIT0			pF2_P_RECV0
nF1_G_XMIT0	0402 0.1 UF	C2014	nF2_P_RECV0
	<u> </u>		
	0402 0.1 UF	C2016	
pF1_G_XMIT1			pF2_P_RECV1
nF1_G_XMIT1	0402 0.1 UF	C2018	nF2_P_RECV1
	0402 0.1 UF	C2020	
pF1_G_XMIT2			pF2_P_RECV2
nF1_G_XMIT2	0402 0.1 UF	C2022	nF2_P_RECV2
	L		
	0402 0.1 UF	C2024	
pF1_G_XMIT3			pF2_P_RECV3
nF1_G_XMIT3	0402 0.1 UF	C2026	nF2_P_RECV3
	0402 0.1 UF	C2027	

FPGA#2

			U202-43
ac_pF2R_R0_3 18	»——	Ī	P GTY QUAD 224
ac_nF2R_R0_3 18	»—_	AT13 AT12	MGTREFCLK0P_224 MGTREFCLK0N_224
ac_pF2R_R1_3	≫¬	AR11	· · · · -
21 ac_nF2R_R1_3 21	» <u> </u>	AR10	MGTREFCLK1P_224 MGTREFCLK1N_224
pF2	P_RECV0	BA2	
nF2	P_RECV0	BA1	MGTYRXP0_224
pF2	P_XMIT0	BA7	MGTYRXN0_224
nF2	P_XMIT0	BA6	MGTYTXP0_224
	D DECVA		MGTYTXN0_224
	P_RECV1	AY4 AY3	MGTYRXP1 224
- 111 2		AY3	MGTYRXN1_224
	2_P_XMIT1	AY9	l <u></u>
nF2	P_XMIT1	AY8	MGTYTXP1_224 MGTYTXN1 224
	P_RECV2		MGTYTXN1_224
	P RECV2	AW2 AW1	MGTYRXP2 224
- 111 2	_1 _11_112012	AVVI	MGTYRXN2_224
pF2	2_P_XMIT2	AW7	
nF2	P_XMIT2	AW6	MGTYTXP2_224
	D DEOVO		MGTYTXN2_224
	P_RECV3	AV4 AV3	MGTYRXP3 224
- 111 2		AV3	MGTYRXN3_224
	2_P_XMIT3	AV9	l
nF2	P_XMIT3	AV8	MGTYTXP3_224
			MGTYTXN3_224

FPGA_VU13P_A2577

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1 9.05: F1 QUAD G TO F2 QUAD P Cocument reunituel
6089-119
Wednesday, February 17, 2021 Sheet 79 of

