

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT)
- 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS


These are some general signal naming conventions:

- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with “PG” are “Power Good” signals from power modules.
- 5) Signal names starting with “EN” are “Enable” signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

TO DO:

APOLLO CM W/ DUAL A2577, MK1			
Title			
1.01: NOTES			
Size	Document Number		Rev
	6089-119		B
Date:	Tuesday, January 25, 2022	Sheet	1 of 84

Cornell Apollo CMv2




- Each FPGA can directly access up to 52 FireFly channels on the left quads (120-134). The 3 12-lane FireFly transmitters can be powered by 3.8V or 3.3V.
- 52 GTY links are provided between the FPGA sites on the right quads (220-234). These are AC-coupled for Dual-FPGA builds. They are DC-coupled for Single-FPGA builds that use a jumper module on the secondary site. This can provide the primary FPGA with up to 104 FireFly links.
- Other I/O:
 - 2 GTY links for chip-to-chip (or PCI) from each FPGA to the Zynq on the SM (Service Module).
 - 1 GTY link for TCDS from each FPGA to the SM
 - 3 GTY links for various TCDS support modes (Zynq endpoint, FPGA#1 endpoint, between FPGAs in same/different TCDS quad)
 - 6 LVDS pairs between the FPGA sites.
 - 5 LVDS pairs plus 2 single-ended wires from each FPGA site to front panel HDMI-style connectors. For diagnostics or unforeseen I/O needs.
 - 4 LVDS pairs plus 2 single-ended wires from each FPGA site to a 20-pin 1-mm pitch header on the bottom side of the board.
- The MCU and the FPGAs have independent JTAG chains. The FPGA JTAG chain can be accessed from the SM or from the front panel. The MCU JTAG only has front panel access. The MCU code can be changed from an SM serial port.


Rev 38, 25 Jan 2022

4


Apollo CM Dual A2577: Dual VU13P



Apollo CM Dual A2577: Single VU13P with Jumper Board (off-the-self Interposers)




Apollo CM Dual A2577: Single VU13P



Rev 38, 25 Jan 2022

Apollo CM Dual A2577: Dual VU9P




Apollo CM Dual A2577: Six Off-the-shelf Interposer connections

This diagram shows interposer locations and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board because they are not used for FireFly connections in this design.

QUADS #1 #2	QUADS #1 #2
230 225	125
229 226	126 } FF x 12
228 227	127
227 228	128 FF x 4
226 229	129 FF x 4


The blue arrows show that the jumper board connects FPGA#2 site signals from the quad 126 pins to the quad 226 pins. The signals are routed on the main PCB to connect to the quad 230 pins on FPGA#1.



Rev 38, 25 Jan 2022




9

Apollo CM Dual A2577: Power Distribution





Rev 38, 25 Jan 2022

Apollo CM Dual A2577: Utility Clock / Reference Clock 0 (R0) Distribution




THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.



Rev 38, 25 Jan 2022

Apollo CM Dual A2577: External Clock Sources

ATCA Clock and TCDS Clock/Data



Rev 38, 25 Jan 2022

APOLLO CM W/ DUAL A2577, MK1

1.10: EXTERNAL CLOCKS


6089-119

Date: Tuesday, January 25, 2022 Sheet 10 of 84

Rev B

Apollo CM Dual A2577: TCDS Simplified


ATCA Clock and TCDS Clock/Data




Rev 38, 25 Jan 2022

14

Apollo CM Dual A2577: MCU Connections and Internal Resources



2.01: SM POWER AND CONTROL CONNECTOR



I2C0 IS A SLAVE INTERFACE. IT IS CONNECTED TO THE IPMC ON THE SM.

I2C8 CAN BE A MASTER OR A SLAVE. IT IS USED TO GET MONITORING DATA INTO THE ZYNQ. ON CMv1, THIS IS THE UART#4 PATH. IT IS CONNECTED TO THE ZYNQ ON THE SM.

I2C6 IS AVAILABLE FOR FUTURE USE. IT IS CONNECTED TO THE CPLD ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C7 PINS ARE INITIALLY USED FOR UART#3 CONNECTIONS TO THE IPMC ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C9 PINS ARE INITIALLY USED FOR UART#0 CONNECTIONS TO THE ZYNQ ON THE SM. THIS PROVIDES A BOOTLOADER FUNCTION FOR THE MCU. PULLUPS ARE NOT INSTALLED.


IF THE SERVICE BLADE HAS I2C PULLUP RESISTORS, THEN THESE RESISTORS SHOULD BE A LARGE VALUE, JUST SUFFICIENT TO HOLD THE CONTROLLER INPUTS HIGH. IF THE SERVICE BLADE DOES NOT HAVE I2C PULLUP RESISTORS, THEN THESE NEED TO BE AN APPROPRIATE VALUE FOR I2C OPERATION.

V_12V
R = 0.001 OHM
GAIN = 100 V/V
SCALE = 10 AMPS PER VOLT

THIS CONNECTOR IS FOR A STANDALONE USB-TO-UART CABLE. SEE DIGIKEY 768-1015 (FTDI TTL-232R-3V3). THE FACTORY CONNECTOR NEEDS TO BE REPLACED WITH A 6-PIN 2MM PLUG.


THIS SHOULD ONLY BE USED WHEN THE CM IS NOT MATED TO AN SM.

MCU UART




TM4C SLAVE I2C ADDR = 0X40

TM4C1290 I2C ADDRESS:
ASSIGN A SLAVE ADDRESS TO
THIS DEVICE BY WRITING A VALUE
INTO THE "I2CSOAR" REGISTER.



THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 1 MILLIOHMS AND A CURRENT OF 25 AMPS WILL PRODUCE A VOLTAGE OF 25MILLIVOLTS. THE SENSE AMPLIFIER HAS A GAIN OF 100, YIELDING 2.5 VOLTS AT 25 AMPS. THIS EQUALS 300 WATTS.

BENCHTOP POWER INLET



THESE ARE THE SIGNAL NAMES ON THE SMv2


/PS_RST IS NOT USED IN THIS DESIGN

ZERO-OHM RESISTORS ON PIN 4 AND PIN 20 ARE PLACED ADJACENT TO EACH OTHER. IF "TX" AND "RX" NEED TO BE SWAPPED, REMOVE AND ROTATE THE JUMPERS BY 90 DEGREES.

THE SAME IS TRUE FOR THE RESISTORS ON PIN 5 AND PIN 21.


IN ROW 2, PINS 1, 4, 6, AND 8 ARE "GND" ON SMv1. A CMv2 BOARD MUST BE ABLE TO TOLERATE A HARD GND CONNECTION ON THESE PINS IN CASE IT IS CONNECTED TO AN SMv1.

IF THE MCU IS DRIVING AN OUTPUT HIGH, AND THE SIGNAL IS SHORTED TO GND, A 270 OHM RESISTOR WILL LIMIT THE CURRENT TO 12 MA. THE RESISTOR POWER WILL BE 0.04 WATTS.




THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.

FPGA#1 AND BACKPLANE
CLOCK SIGNALS



ERM8-013-RA-2X13



ROW 1-1 (PIN 1)


ROW 2-1 (PIN 2)

ROW 1-13 (PIN 25)

ROW 2-13 (PIN 26)

ERM8-013-01-L-D-RA-DS


FPGA#2 SIGNALS







ERM8-013-RA-2X13

THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.


2.03: MCU AND FPGA JTAG



FRONT PANEL FPGA JTAG




IF "JTAG_FROM_SM" IS ASSERTED, THE FPGA JTAG CHAIN WILL BE DRIVEN BY SIGNALS FROM THE SM. IF IT IS NEGATED, THE FPGA JTAG CHAIN WILL BE DRIVEN FROM THE FRONT PANEL CONNECTOR.






FRONT PANEL


THE MCU CAN BE RUN IN "JTAG" MODE OR "ARM SWD" MODE.




THESE VOLTAGE TRANSLATORS CONVERT THE 1.8 VOLT LOGIC LEVEL FROM THE LAST FPGA TO THE 3.3 VOLT LOGIC LEVEL USED ON THE SM OR THE EXTERNAL PROGRAMMER.



ELIMINATE THESE TWO PARTS
ON THE NEXT BOARD REVISION.
THE SOLDER PASTE SCREENS
WILL NEED TO BE REMADE.



2.04: MCU I/O AND POWER




AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "/WAKE" PIN GET TIED TO GND AND "/HIB" IS NC.

THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN EITHER OF THE FOLLOWING ARE TRUE:
1) POWER HAS JUST BEEN APPLIED
2) THE SERVICE MODULE IS ATTACHED AND IS HOLDING "SM_TO_CM_PWR_EN" LO.


IF THE SERVICE MODULE IS NOT ATTACHED, THE PULLUP RESISTOR ON "SM_TO_CM_PWR_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.

IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

SM_TO_CM_PWR_EN 13



2.05: UTILITY CLOCK



2.06: REFCLK SYNTHESIZER R0A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D

C

B

A

D


C

</


2.07: REFCLK SYNTHESIZER R0B

THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.

FROM SYNTH
"R0_A"






LHC_CLK
ALWAYS 40 MHZ




OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS EXTERNAL CLOCK.

THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE. SEE SHEET 2.07 FOR A PICTURE.




DO NOT USE PINS 20,21 TO MAINTAIN COMPATIBILITY WITH THE SI5341.



TO SYNTH
"R0_A"

DO NOT USE PINS 55,56 TO MAINTAIN COMPATIBILITY WITH THE SI5341.



F2 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 RIGHT QUADS
4X FIREFLYS

F1 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
4X FIREFLYS

F1 R0 LEFT QUADS
12X FIREFLYS


F2 R0 LEFT QUADS
12X FIREFLYS

F2 R0 LEFT QUADS
4X FIREFLYS

A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

A LOW LEVEL ON THE "/OE" PIN WILL
ENABLE THE OUTPUTS. THE CHIP
HAS AN INTERNAL PULLDOWN.

THE "FINC" AND "FDEC" PINS HAVE
INTERNAL PULLDOWNS AND CAN
BE LEFT UNCONNECTED.



I2C ADDR = 0X77
REFCLK R0B SYNTHESIZER

ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR


ac = AFTER CAPACITOR

APOLLO CM W/ DUAL A2577, MK1



2.07: REFCLK SYNTHESIZER R0B

6089-119

Wednesday, January 05, 2022 Sheet 19 of 84




2.09: REFCLK SYNTHESIZER R1A




OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS EXTERNAL CLOCK.




THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE.



A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.



ZERO-DELAY FEEDBACK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT





ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR




APOLLO CM W/ DUAL A2577, MK1


2.09: REFCLK SYNTHESIZER R1A

Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 21 of 84


2.10: REFCLK SYNTHESIZER R1B



2.11: REFCLK SYNTHESIZER R1C






2.12: LEDS AND LEVEL SHIFTERS



THE PREFIX "lov" MEANS "LOW VOLTAGE", AND IS THE 1.8 VOLT FPGA SIDE OF THE LEVEL SHIFTER.

THE PREFIX "hiv" MEANS "HIGH VOLTAGE, AND IS THE 3.3 VOLT SIDE OF THE LEVEK SHIFTER.



APOLLO CM W/ DUAL A2577, MK1



2.12: LEDS AND LEVEL SHIFTERS

Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 24 of 84



THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE ZYNQ ON THE SM IS THE TCDS ENDPOINT.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "AB" QUADS ARE DEDICATED TO TCDS SIGNALS. THE "L" QUADS CONTAIN BOTH TCDS AND C2C FUNCTIONS. TCDS AND C2C NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS



2.13: C2C_AND_TCDS_QUADS



THESE ARE NOT MECHANICAL SWITCHES. THEY ARE A COLLECTION OF PADS THAT ALLOW JUMPERS TO ROUTE SIGNALS IN THE DESIRED DIRECTION.

THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM.

THE "SWITCHES" ARE SHOWN IN THE "DOWN" POSITION.

IN THE "UP" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS AND THE LOCALLY REPEATED TCDS SIGNALS ARE ALL LOCATED IN THE SAME GTY QUAD (120).

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_A" CONNECTION ON CHANNEL 3. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_A" CONNECTION ON CHANNEL 2.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_A" CONNECTION ON CHANNEL 3. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0.

IN THE "MIDDLE" POSITION, THE SM IS THE TCDS ENDPOINT. EACH FPGA HAS ITS OWN CONNECTION TO THE SM. NO CROSS CONNECTIONS BETWEEN THE TWO FPGAS ARE USED.

"TTC-TYPE" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS RECEIVED BY FPGA#2 USING THE "CON2_TCDS_MIXED_IN / CON2_TCDS_IN" CONNECTION ON CHANNEL 0.

"TTS-TYPE" RESPONSE DATA FROM FPGA#1 IS SENT TO THE SM USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS SENT TO THE SM USING THE "CON2_TCDS_OUT / CONN2_TCDS_MIXED_OUT" CONNECTION ON CHANNEL 0. THE SM MERGES THE "TTS" RESPONSE DATA FROM THE TWO FPGAS.

IN THE "DOWN" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS ARE CONNECTED TO GTY QUAD 120. RELAYING THE "TTC-TYPE" DATA TO FPGA#2 AND THE SM IS DONE IN A DIFFERENT GTY QUAD, QUAD 220. THE "TTS-TYPE" RESPONSE DATA FROM FPGA#2 AND THE SM IS RECEIVED IN QUAD 220. IT IS COMBINED WITH "TTS-TYPE" DATA FROM FPGA#1 AND SENT TO THE ATCA BACKPLANE FROM QUAD 120.

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0 OF QUAD 120.


APOLLO CM W/ DUAL A2577, MK1

2.13: C2C_AND_TCDS_QUADS

Size Document Number 6089-119 Rev B

Date: Wednesday, January 05, 2022 Sheet 25 of 84

3.01: POWER MANAGEMENT M3V3



GENERAL NOTES:


V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE
- NOTE 4 OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.01: POWER MANAGEMENT M3V3			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	26 of 84




GENERAL NOTES:

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.02: POWER GLOBAL 3.3V AND 1.8V		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 27 of 84

3.03: POWER FPGA#1 INTERNAL




NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(avg)/50A(ovc) EACH.

- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 16.2K FOR 0.85V
- NOTE 9 THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".
- NOTE 10 PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


APOLLO CM W/ DUAL A2577, MK1		
Title		
3.03: POWER FPGA#1 INTERNAL		
Size	Document Number	Rev
	6089-119	B
Date:	Thursday, January 06, 2022	Sheet 28 of 84

3.04: POWER FPGA#1 GTY TRANSCEIVER



APOLLO CM W/ DUAL A2577, MK1		
Title		
3.04: POWER FPGA#1 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-119	B
Date:	Thursday, January 06, 2022	Sheet 29 of 84

3.05: POWER FPGA#2 INTERNAL




NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCRFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(avg)/50A(ovc) EACH.

- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 16.2K FOR 0.85V
- NOTE 9 THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".

3.06: POWER FPGA#2 GTY TRANSCEIVER



SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
23.7K SELECTS 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.



GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.06: POWER FPGA#2 GTY TRANSCEIVER			
Size	Document Number		Rev
	6089-119		B
Date:	Thursday, January 06, 2022	Sheet	31 of 84

3.07: POWER FOR FF X12 XMIT



V_4V0 IS USED TO SUPPLY THE 3.8 VOLT REGULATORS FOR THE 12-LANE FIREFLY TRANSMITTERS.



NOTE 1 THE LDO06C DOES NOT REQUIRE ANY EXTERNAL INPUT OR OUTPUT CAPACITORS.

NOTE 2 THE LDO06C IS ENABLED AT THE SAME TIME AS THE BOARD-WIDE 3.3V SUPPLY.

NOTE 3 LDO06C OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 4.0 VOLTS, $R = 347$ OHMS

NOTE 4 THE MONITORING CHIP EXPECTS 1.8 VOLTS AT THE INPUT, SO THE 4.0 VOLTS IS DIVIDED.

NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

NOTE 6 V_4V0 IS ONLY CONNECTED ONTHIS PAGE, EXCEPT FOR MEASURING BY THE MCU ADC.

NOTE 7 THE TPS73601 REGULATOR SHOULD NOT BE ENABLED UNTIL THE FIREFLY TRANSMITTER TYPE HAS BEEN DETERMINED AND THE VOLTAGE SWITCH IS FOUND TO BE IN THE CORRECT POSITION.

NOTE 8 PULLDOWNS ARE NEEDED ON THE CONTROL INPUTS, SINCE THE I2C DRIVER DEVICES NEED TO BE CONFIGURED AS OUTPUTS BEFORE THEY CAN CONTOL THE LOGIC LEVEL. THE I2C DRIVERS HAVE A BUILT-IN 100K PULLUP.

NOTE 9 THE TPS73601 OUTPUT VOLTAGE IS CALCULATED BY:
 $V_{OUT} = 1.204 * ((R_{top} + R_{bot}) / R_{bot})$
IF $R_{top} = 60.4k$ AND $R_{bot} = 28k$, THEN $V_{OUT} = 3.8$ V

NOTE 10 THE SWITCH IS SHOWN IN THE POSITION TO PROVIDE 3.8 VOLTS TO THE FIREFLY TRANSMITTER. THE "_3V8_SEL" SIGNAL WILL BE HIGH.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


APOLLO CM W/ DUAL A2577, MK1

Title
3.07: POWER FOR FF X12 XMIT

Size Document Number
6089-119


Date: Wednesday, January 05, 2022 Sheet 32 of 84

3.08: VOLT, CUR, TEMP MEASURE



APOLLO CM W/ DUAL A2577, MK1		
Title		
3.08: VOLT, CUR, TEMP MEASURE		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 33 of 84



3.09: POWER CONTROL



THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN V_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.09: POWER CONTROL		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 34 of 84

4.01: I2C CONTROLLER



THIS EEPROM IS FOR STORING UNCHANGING INFORMATION, LIKE SERIAL NUMBERS OR OTHER BOARD IDENTIFIERS.

THE EEPROM IS CONNECTED TO THE I2C BUS THAT RUNS THE CLOCKING CHIPS.

R/W I2C ADDR = 0X50

SEC/CONF I2C ADDR = 0X58

24CS512 I2C ADDRESS:
EEPROM READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
SECURITY OR CONFIGURATION REGISTER
1 0 1 1 A2 A1 A0
RANGE 0X58 TO 0X5F

INSTALL A ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '1'.

24LCS52 I2C ADDRESS:
READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
WRITE-PROTECT REGISTER
0 1 1 0 A2 A1 A0

INSTALL A ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '1'.

R/W I2C ADDR = 0X50

WP I2C ADDR = 0X30

APOLLO CM W/ DUAL A2577, MK1

Title
4.01: I2C CONTROLLER


Size Document Number
6089-119

Rev
B

Date: Wednesday, January 05, 2022 Sheet 35 of 84

4.02: I2C POWER CONTROL

POWER THE PULLUPS AND THE BUFFERS FROM V_M3V3 SO THAT THE I2C BUS WILL WORK WHILE CONTROLLING THE REGULAR V_3V3 SUPPLY.




I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

4.03: I2C CLOCK CONTROL



4.04: I2C FPGA INTERNALS



I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

THE SYSMON I2C PORTS CONNECT TO THE SYSMON MODULE PINS ON THE FPGAS. THE SYSMON MODULES ARE AVAILABLE WHENEVER THE FPGAS ARE POWERED. THE FPGAS DO NOT HAVE TO BE CONFIGURED.

THE GENERIC I2C PORTS CONNECT TO I2C MODULES THAT ARE LOADED AS PART OF THE CONFIGURATION PROCESS. THEY ARE NOT AVAILABLE BEFORE THE FPGA HAS BEEN CONFIGURED.

THE GENERIC MODULES HAVE MORE CAPABILITY THAN THE SYSMON MODULES.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

APOLLO CM W/ DUAL A2577, MK1		
Title		
4.04: I2C FPGA INTERNALS		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 38 of 84

4.05: I2C FPGA#1 OPTICS

D

C

B


A

D

C

B

A



I2C ADDR = 0X70

I2C ADDR = 0X71

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.


RANGE: 0X30 TO 0X37

I2C ADDR = 0X20

I2C ADDR = 0X21



I2C ADDR = 0X20



I2C ADDR = 0X21

APOLLO CM W/ DUAL A2577, MK1

4.05: I2C FPGA#1 OPTICS


Size Document Number
6089-119

Date: Wednesday, January 05, 2022


Sheet 39 of 84

Rev
B

4.06: I2C FPGA#2 OPTICS



5.01: FPGA#1 GND



R454, 10K 0603

V_M3V3

GND

Y6

/F1_INSTALLED 24

IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F1_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.

APOLLO CM W/ DUAL A2577, MK1

Title

5.01: FPGA#1 GND

Size

Document Number

6089-119



Rev

B

Date: Wednesday, January 05, 2022

Sheet 41 of 84

5.02: FPGA#1 POWER INTERNAL



BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"


APOLLO CM W/ DUAL A2577, MK1

5.02: FPGA#1 POWER INTERNAL

Size Document Number 6089-119 Rev B


Date: Wednesday, January 05, 2022 Sheet 42 of 84

5.03: FPGA#1 GTY TRANSCEIVER POWER




U75-11

FPGA_VU13P_A2577



U75-12

FPGA_VU13P_A2577



U75-13

FPGA_VU13P_A2577

REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.


APOLLO CM W/ DUAL A2577, MK1		
Title		
5.03: FPGA#1 GTY TRANSCEIVER POWER		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 43 of 84

5.05: FPGA#1 SYSTEM MONITOR

FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2.

FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3.


ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS.



THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63

5.06 FPGA#1 I/O SLR0



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

nF1_TEST_CONN_0 >>
50
pF1_TEST_CONN_0 >>
50

pF1_TEST_CONN_5 >>
50
nF1_TEST_CONN_6 >>
50


nF1_TEST_CONN_4 >>
50
pF1_TEST_CONN_4 >>
50
nF1_TEST_CONN_3 >>
50
pF1_TEST_CONN_3 >>
50
nF1_TEST_CONN_2 >>
50
pF1_TEST_CONN_2 >>
50
nF1_TEST_CONN_1 >>
50
pF1_TEST_CONN_1 >>
50

THIS IS THE 40 MHZ RECOVERED TCDS CLOCK. USING BANK 62 KEEPS THIS INTHE SAME SLR AS THE TCDS LOGIC.


bc_nF1_TCDS_RECOV_CLK >>
22
bc_pF1_TCDS_RECOV_CLK >>
22

nF2F1_SPARE2 >>
58
pF2F1_SPARE2 >>
58
nF2F1_SPARE1 >>
58
pF2F1_SPARE1 >>
58
nF2F1_SPARE0 >>
58
pF2F1_SPARE0 >>
58

R317 240 0402
GND <-- <-- <--



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.



APOLLO CM W/ DUAL A2577, MK1

Title
5.06 FPGA#1 I/O SLR0

Size	Document Number	Rev
	6089-119	B


Date: Wednesday, January 05, 2022 Sheet 46 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.


SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

I2C_SDA_F1_SYSMON >> 38
I2C_SCL_F1_SYSMON >> 38



F1 LOGIC
TCDS 40MHZ INPUT



BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.

R370 240 0402

GND

APOLLO CM W/ DUAL A2577, MK1			
Title			
5.07 FPGA#1 I/O SLR1			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022		Sheet 47 of 84


THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
G	70	67
H	71	68


THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD OSCILLATOR, EITHER DIRECTLY OR THROUGH A SYNTHESIZER. THEY MUST BE CONNECTED TO A GLOBAL CLOCK INPUT.

VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE.

R442 240 0402



THE TRI-COLOR LED IS CONNECTED TO DIFFERENT PINS ON EACH FPGA, IN ORDER TO SIMPLIFY LAYOUT.



THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.




THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA

5.09: FPGA#1 I/O SLR3

THE "F1_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72



APOLLO CM W/ DUAL A2577, MK1

5.09: FPGA#1 I/O SLR3

Size	Document Number	Rev
6089-119		B


Date: Wednesday, January 05, 2022 Sheet 49 of 84

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



6.01: FPGA#2 GND



R455, 10K 0603

V_M3V3

GND

Y6

/F2_INSTALLED 24



IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F2_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.

APOLLO CM W/ DUAL A2577, MK1

Title		
6.01: FPGA#2 GND		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 51 of 84


6.03: FPGA#2 GTY TRANSCEIVER POWER



REFER TO THE GTY USER GUIDE FOR DETAILS ON
TRACE ROUTING FOR THE MGTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM W/ DUAL A2577, MK1			
Title			
6.03: FPGA#2 GTY TRANSCEIVER POWER			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	53 of 84




APOLLO CM W/ DUAL A2577, MK1			
Title			
6.05: FPGA#2 SYSTEM MONITOR			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	55 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63

6.06 FPGA#2 I/O SLR0



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

nF2_TEST_CONN_0 >>
60
pF2_TEST_CONN_0 >>
60

F2_TEST_CONN_5 >>
60
F2_TEST_CONN_6 >>
60

nF2_TEST_CONN_4 >>
60
pF2_TEST_CONN_4 >>
60
nF2_TEST_CONN_3 >>
60
pF2_TEST_CONN_3 >>
60
nF2_TEST_CONN_2 >>
60
pF2_TEST_CONN_2 >>
60
nF2_TEST_CONN_1 >>
60
pF2_TEST_CONN_1 >>
60

THE TRI-COLOR LED IS CONNECTED TO DIFFERENT PINS ON EACH FPGA, IN ORDER TO SIMPLIFY LAYOUT.


F2_LED_GREEN >>
24
F2_LED_BLUE >>
24

F2_LED_RED >>
24


TH40 MHZ RECOVERED TCDS CLOCK USES PINS BK26 AND BJ26 ON FPGA#1. THE CLOCK FROM FPGA#2 IS NOT USED ANYWHERE, BUT THE PINS ARE RESERVED.

nF1F2_SPARE2 >>
48
pF1F2_SPARE2 >>
48
nF1F2_SPARE1 >>
48
pF1F2_SPARE1 >>
48
nF1F2_SPARE0 >>
48
pF1F2_SPARE0 >>
48

R468 240 0402
GND <- >>



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

APOLLO CM W/ DUAL A2577, MK1

Title
6.06 FPGA#2 I/O SLR0

Size	Document Number	Rev
	6089-119	B

Date: Wednesday, January 05, 2022 Sheet 56 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.

6.07 FPGA#2 I/O SLR1


SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66

I2C_SDA_F2_SYSMON >>
35
I2C_SCL_F2_SYSMON >>
38


THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.

GND <- R459 240 0402



F2 LOGIC TCDS 40MHZ INPUT




APOLLO CM W/ DUAL A2577, MK1			
Title			
6.07 FPGA#2 I/O SLR1			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	57 of 84

6.08: FPGA#2 I/O SLR2


THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P	VU9P
	BANK	BANK
G	70	67
H	71	68



THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1.
THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN
THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA




THE "F2_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.

SITE	VU13P	VU9P
	BANK	BANK
I	73	70
J	74	71
K	75	72

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

6.09: FPGA#2 I/O SLR3


APOLLO CM W/ DUAL A2577, MK1			
Title 6.09: FPGA#2 I/O SLR3			
Size	Document Number 6089-119		Rev B
Date:	Wednesday, January 05, 2022	Sheet	59 of 84

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



7.01: FPGA#1 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1			
Title			
7.01: FPGA#1 SM C2C ON QUAD L			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	61 of 84

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

AC GTY QUAD 121

MGTYREFCLK0P_121
MGTYREFCLK0N_121
MGTYREFCLK1P_121
MGTYREFCLK1N_121

MGTYRXP0_121
MGTYRXN0_121
MGTYTXP0_121
MGTYTXN0_121
MGTYRXP1_121
MGTYRXN1_121
MGTYTXP1_121
MGTYTXN1_121
MGTYRXP2_121
MGTYRXN2_121
MGTYTXP2_121
MGTYTXN2_121
MGTYRXP3_121
MGTYRXN3_121
MGTYTXP3_121
MGTYTXN3_121

FPGA_VU13P_A2577

AD GTY QUAD 122

MGTYREFCLK0P_122
MGTYREFCLK0N_122
MGTYREFCLK1P_122
MGTYREFCLK1N_122

MGTYRXP0_122
MGTYRXN0_122
MGTYTXP0_122
MGTYTXN0_122
MGTYRXP1_122
MGTYRXN1_122
MGTYTXP1_122
MGTYTXN1_122
MGTYRXP2_122
MGTYRXN2_122
MGTYTXP2_122
MGTYTXN2_122
MGTYRXP3_122
MGTYRXN3_122
MGTYTXP3_122
MGTYTXN3_122

FPGA_VU13P_A2577

AE GTY QUAD 123

MGTYREFCLK0P_123
MGTYREFCLK0N_123
MGTYREFCLK1P_123
MGTYREFCLK1N_123

MGTYRXP0_123
MGTYRXN0_123
MGTYTXP0_123
MGTYTXN0_123
MGTYRXP1_123
MGTYRXN1_123
MGTYTXP1_123
MGTYTXN1_123
MGTYRXP2_123
MGTYRXN2_123
MGTYTXP2_123
MGTYTXN2_123
MGTYRXP3_123
MGTYRXN3_123
MGTYTXP3_123
MGTYTXN3_123

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1


7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE

6089-119


Wednesday, January 05, 2022

Sheet 62 of 84

Rev B



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



7.03: FPGA#1 FF#2 X12 ON QUADS Q R S

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

ac_pF1L_R0_R
20
ac_nF1L_R0_R
20

ac_pF1L_R1_R
22
ac_nF1L_R1_R
22



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS 28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

UNUSED CLOCK INPUTS ARE LEFT OPEN.		U75-28	Q	QTY QUAD 125
	AP39			
	AP40		MGTREFCLK0P_125	
			MGTREFCLK0N_125	
	AN41			
	AN42		MGTREFCLK1P_125	
			MGTREFCLK1N_125	
pF1_FF2_RECIV11	AU50			
nF1_FF2_RECIV11	AU51		MGTYRXPO_125	
			MGTYRXNO_125	
pF1_FF2_XMIT11	AU45		MGTYTXP0_125	
nF1_FF2_XMIT11	AU46		MGTYTXN0_125	
pF1_FF2_RECIV10	AT48			
nF1_FF2_RECIV10	AT49		MGTYRXIP1_125	
			MGTYRXIN1_125	
pF1_FF2_XMIT10	AT43			
nF1_FF2_XMIT10	AT44		MGTYTXP1_125	
			MGTYTXN1_125	
pF1_FF2_RECIV9	AR50			
nF1_FF2_RECIV9	AR51		MGTYRXIP2_125	
			MGTYRXN2_125	
pF1_FF2_XMIT9	AR45			
nF1_FF2_XMIT9	AR46		MGTYTXP2_125	
			MGTYTXN2_125	
pF1_FF2_RECIV8	AP48			
nF1_FF2_RECIV8	AP49		MGTYRXIP3_125	
			MGTYRXN3_125	
pF1_FF2_XMIT8	AP43			
nF1_FF2_XMIT8	AP44		MGTYTXP3_125	
			MGTYTXN3_125	

FPGA_VU13P_A257		U75-29	GTY QUAD 126
		R	
	AM39		MGTRREFCLK0P_126
	AM40		MGTRREFCLK0N_126
	AL41		MGTRREFCLK1P_126
	AL42		MGTRREFCLK1N_126
pF1_FF2_REC0V7	AN50		MGTYRXP0_126
nF1_FF2_REC0V7	AN51		MGTYRXN0_126
pF1_FF2_XMIT07	AN45		MGTYTXP0_126
nF1_FF2_XMIT07	AN46		MGTYTXN0_126
pF1_FF2_REC0V6	AM48		MGTYRXP1_126
nF1_FF2_REC0V6	AM49		MGTYRXN1_126
pF1_FF2_XMIT06	AM43		MGTYTXP1_126
nF1_FF2_XMIT06	AM44		MGTYTXN1_126
pF1_FF2_REC0V5	AL50		MGTYRXP2_126
nF1_FF2_REC0V5	AL51		MGTYRXN2_126
pF1_FF2_XMIT05	AL45		MGTYTXP2_126
nF1_FF2_XMIT05	AL46		MGTYTXN2_126
pF1_FF2_REC0V4	AK48		MGTYRXP3_126
nF1_FF2_REC0V4	AK49		MGTYRXN3_126
pF1_FF2_XMIT04	AK43		MGTYTXP3_126
nF1_FF2_XMIT04	AK44		MGTYTXN3_126

FPGA_VU13P_A2577		U75-30	WTY QUAD 127
		S	
	AJ41		
	AJ42		
			MGTREFCLK0P_127
			MGTREFCLK0N_127
	AG41		
	AG42		
			MGTREFCLK1P_127
			MGTREFCLK1N_127
pF1_FF2_RECV3	AJ50		
nF1_FF2_RECV3	AJ51		
			MGTYTRXP0_127
			MGTYTRXN0_127
pF1_FF2_XMIT3	AJ45		
nF1_FF2_XMIT3	AJ46		
			MGTYTRXP0_127
			MGTYTRXN0_127
pF1_FF2_RECV2	AH48		
nF1_FF2_RECV2	AH49		
			MGTYTRXP1_127
			MGTYTRXN1_127
pF1_FF2_XMIT2	AH43		
nF1_FF2_XMIT2	AH44		
			MGTYTRXP1_127
			MGTYTRXN1_127
pF1_FF2_RECV1	AG50		
nF1_FF2_RECV1	AG51		
			MGTYTRXP2_127
			MGTYTRXN2_127
pF1_FF2_XMIT1	AG45		
nF1_FF2_XMIT1	AG46		
			MGTYTRXP2_127
			MGTYTRXN2_127
pF1_FF2_RECV0	AF48		
nF1_FF2_RECV0	AF49		
			MGTYTRXP3_127
			MGTYTRXN3_127
pF1_FF2_XMIT0	AF43		
nF1_FF2_XMIT0	AF44		
			MGTYTRXP3_127

FPGA VU13P A2577

APOLLO CM W/ DUAL A2577, MK1			
Title 7.03: FPGA#1 FF#2 X12 ON QUADS Q R S			
Size	Document Number 6089-119		Rev E
Date:	Wednesday, January 05, 2022	Sheet	63 of 84

7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

GTY QUAD 132

MGTYREFCLK0P_132
MGTYREFCLK0N_132
MGTYREFCLK1P_132
MGTYREFCLK1N_132

MGTYRXP0_132
MGTYRXN0_132
MGTYTXP0_132
MGTYTXN0_132
MGTYRXP1_132
MGTYRXN1_132
MGTYTXP1_132
MGTYTXN1_132
MGTYRXP2_132
MGTYRXN2_132
MGTYTXP2_132
MGTYTXN2_132
MGTYRXP3_132
MGTYRXN3_132
MGTYTXP3_132
MGTYTXN3_132

FPGA_VU13P_A2577

GTY QUAD 133

MGTYREFCLK0P_133
MGTYREFCLK0N_133
MGTYREFCLK1P_133
MGTYREFCLK1N_133

MGTYRXP0_133
MGTYRXN0_133
MGTYTXP0_133
MGTYTXN0_133
MGTYRXP1_133
MGTYRXN1_133
MGTYTXP1_133
MGTYTXN1_133
MGTYRXP2_133
MGTYRXN2_133
MGTYTXP2_133
MGTYTXN2_133
MGTYRXP3_133
MGTYRXN3_133
MGTYTXP3_133
MGTYTXN3_133

FPGA_VU13P_A2577

GTY QUAD 134

MGTYREFCLK0P_134
MGTYREFCLK0N_134
MGTYREFCLK1P_134
MGTYREFCLK1N_134

MGTYRXP0_134
MGTYRXN0_134
MGTYTXP0_134
MGTYTXN0_134
MGTYRXP1_134
MGTYRXN1_134
MGTYTXP1_134
MGTYTXN1_134
MGTYRXP2_134
MGTYRXN2_134
MGTYTXP2_134
MGTYTXN2_134
MGTYRXP3_134
MGTYRXN3_134
MGTYTXP3_134
MGTYTXN3_134

FPGA_VU13P_A2577



APOLLO CM W/ DUAL A2577, MK1

7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z



6089-119

Wednesday, January 05, 2022

Sheet 64 of 84



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.


7.06: FPGA#1 FF#5 X4 ON QUAD T

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

AE41	MGTYRX0P_128
AE42	MGTYRX0N_128
AC41	MGTYRX1P_128
AC42	MGTYRX1N_128

pF1_FF5_RECV0	AE50	MGTYRX0P_128
nF1_FF5_RECV0	AE51	MGTYRX0N_128
pF1_FF5_XMIT0	AE45	MGTYTX0P_128
nF1_FF5_XMIT0	AE46	MGTYTX0N_128
pF1_FF5_RECV1	AD48	MGTYRX1P_128
nF1_FF5_RECV1	AD49	MGTYRX1N_128
pF1_FF5_XMIT1	AD43	MGTYTX1P_128
nF1_FF5_XMIT1	AD44	MGTYTX1N_128
pF1_FF5_RECV2	AC50	MGTYRX2P_128
nF1_FF5_RECV2	AC51	MGTYRX2N_128
pF1_FF5_XMIT2	AC45	MGTYTX2P_128
nF1_FF5_XMIT2	AC46	MGTYTX2N_128
pF1_FF5_RECV3	AB48	MGTYRX3P_128
nF1_FF5_RECV3	AB49	MGTYRX3N_128
pF1_FF5_XMIT3	AB43	MGTYTX3P_128
nF1_FF5_XMIT3	AB44	MGTYTX3N_128

FPGA_VU13P_A2577




UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U75-32

GTY QUAD 129


pF1_FF6_RECV0	Aa50	MGTRYXP0_129
nF1_FF6_RECV0	Aa51	MGTRYXN0_129
pF1_FF6_XMIT0	Aa45	
nF1_FF6_XMIT0	Aa46	MGTRYXP0_129
		MGTRYXN0_129
pF1_FF6_RECV1	Y48	
nF1_FF6_RECV1	Y49	MGTRYXP1_129
		MGTRYXN1_129
pF1_FF6_XMIT1	Y44	
nF1_FF6_XMIT1	Y43	MGTRYXP1_129
		MGTRYXN1_129
pF1_FF6_RECV2	W50	
nF1_FF6_RECV2	W51	MGTRYXP2_129
		MGTRYXN2_129
pF1_FF6_XMIT2	W45	
nF1_FF6_XMIT2	W46	MGTRYXP2_129
		MGTRYXN2_129
pF1_FF6_RECV3	V48	
nF1_FF6_RECV3	V49	MGTRYXP3_129
		MGTRYXN3_129
pF1_FF6_XMIT3	V43	
nF1_FF6_XMIT3	V44	MGTRYXP3_129
		MGTRYXN3_129

FPGA_VU13P_A2577



XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




XCVR PORT ADDRESSING
 0x50 = 7 BIT ADDRESS
 0xA0 = 8 BIT WRITE ADDRESS
 0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.




THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.


HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

pF1_FF7_RECV0	U50	MGTRYXP0_130
nF1_FF7_RECV0	U51	MGTRYXN0_130
pF1_FF7_XMIT0	U45	MGTRYXP0_130
nF1_FF7_XMIT0	U46	MGTRYXN0_130
pF1_FF7_RECV1	T48	MGTRYXP1_130
nF1_FF7_RECV1	T49	MGTRYXN1_130
pF1_FF7_XMIT1	T43	MGTRYXP1_130
nF1_FF7_XMIT1	T44	MGTRYXN1_130
pF1_FF7_RECV2	R50	MGTRYXP2_130
nF1_FF7_RECV2	R51	MGTRYXN2_130
pF1_FF7_XMIT2	R45	MGTRYXP2_130
nF1_FF7_XMIT2	R46	MGTRYXN2_130
pF1_FF7_RECV3	P48	MGTRYXP3_130
nF1_FF7_RECV3	P49	MGTRYXN3_130
pF1_FF7_XMIT3	P43	MGTRYXP3_130
nF1_FF7_XMIT3	P44	MGTRYXN3_130


FPGA_VU13P_A2577




FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

8.01: FPGA#2 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1			
Title			
8.01: FPGA#2 SM C2C ON QUAD L			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	70 of 84

8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

AC GTY QUAD 121

MGTYREFCLK0P_121
MGTYREFCLK0N_121

MGTYREFCLK1P_121
MGTYREFCLK1N_121

MGTYRX0P_121
MGTYRX0N_121

MGTYTX0P_121
MGTYTX0N_121

MGTYRX1P_121
MGTYRX1N_121

MGTYTX1P_121
MGTYTX1N_121

MGTYRX2P_121
MGTYRX2N_121

MGTYTX2P_121
MGTYTX2N_121

MGTYRX3P_121
MGTYRX3N_121

MGTYTX3P_121
MGTYTX3N_121

MGTYRX0P_122
MGTYRX0N_122

MGTYTX0P_122
MGTYTX0N_122

MGTYRX1P_122
MGTYRX1N_122

MGTYTX1P_122
MGTYTX1N_122

MGTYRX2P_122
MGTYRX2N_122

MGTYTX2P_122
MGTYTX2N_122

MGTYRX3P_122
MGTYRX3N_122

MGTYTX3P_122
MGTYTX3N_122

MGTYRX0P_123
MGTYRX0N_123

MGTYTX0P_123
MGTYTX0N_123

MGTYRX1P_123
MGTYRX1N_123

MGTYTX1P_123
MGTYTX1N_123

MGTYRX2P_123
MGTYRX2N_123

MGTYTX2P_123
MGTYTX2N_123

MGTYRX3P_123
MGTYRX3N_123

MGTYTX3P_123
MGTYTX3N_123

MGTYRX0P_124
MGTYRX0N_124

MGTYTX0P_124
MGTYTX0N_124

MGTYRX1P_124
MGTYRX1N_124

MGTYTX1P_124
MGTYTX1N_124

MGTYRX2P_124
MGTYRX2N_124

MGTYTX2P_124
MGTYTX2N_124

MGTYRX3P_124
MGTYRX3N_124

MGTYTX3P_124
MGTYTX3N_124

MGTYRX0P_125
MGTYRX0N_125

MGTYTX0P_125
MGTYTX0N_125

MGTYRX1P_125
MGTYRX1N_125

MGTYTX1P_125
MGTYTX1N_125

MGTYRX2P_125
MGTYRX2N_125

MGTYTX2P_125
MGTYTX2N_125

MGTYRX3P_125
MGTYRX3N_125

MGTYTX3P_125
MGTYTX3N_125

MGTYRX0P_126
MGTYRX0N_126

MGTYTX0P_126
MGTYTX0N_126

MGTYRX1P_126
MGTYRX1N_126

MGTYTX1P_126
MGTYTX1N_126

MGTYRX2P_126
MGTYRX2N_126

MGTYTX2P_126
MGTYTX2N_126

MGTYRX3P_126
MGTYRX3N_126

MGTYTX3P_126
MGTYTX3N_126

MGTYRX0P_127
MGTYRX0N_127

MGTYTX0P_127
MGTYTX0N_127

MGTYRX1P_127
MGTYRX1N_127

MGTYTX1P_127
MGTYTX1N_127

MGTYRX2P_127
MGTYRX2N_127

MGTYTX2P_127
MGTYTX2N_127

MGTYRX3P_127
MGTYRX3N_127

MGTYTX3P_127
MGTYTX3N_127

MGTYRX0P_128
MGTYRX0N_128

MGTYTX0P_128
MGTYTX0N_128

MGTYRX1P_128
MGTYRX1N_128

MGTYTX1P_128
MGTYTX1N_128

MGTYRX2P_128
MGTYRX2N_128

MGTYTX2P_128
MGTYTX2N_128

MGTYRX3P_128
MGTYRX3N_128

MGTYTX3P_128
MGTYTX3N_128

MGTYRX0P_129
MGTYRX0N_129

MGTYTX0P_129
MGTYTX0N_129

MGTYRX1P_129
MGTYRX1N_129

MGTYTX1P_129
MGTYTX1N_129

MGTYRX2P_129
MGTYRX2N_129

MGTYTX2P_129
MGTYTX2N_129

MGTYRX3P_129
MGTYRX3N_129

MGTYTX3P_129
MGTYTX3N_129

MGTYRX0P_130
MGTYRX0N_130

MGTYTX0P_130
MGTYTX0N_130

MGTYRX1P_130
MGTYRX1N_130

MGTYTX1P_130
MGTYTX1N_130

MGTYRX2P_130
MGTYRX2N_130

MGTYTX2P_130
MGTYTX2N_130

MGTYRX3P_130
MGTYRX3N_130

MGTYTX3P_130
MGTYTX3N_130

MGTYRX0P_131
MGTYRX0N_131

MGTYTX0P_131
MGTYTX0N_131

MGTYRX1P_131
MGTYRX1N_131

MGTYTX1P_131
MGTYTX1N_131

MGTYRX2P_131
MGTYRX2N_131

MGTYTX2P_131
MGTYTX2N_131

MGTYRX3P_131
MGTYRX3N_131

MGTYTX3P_131
MGTYTX3N_131

MGTYRX0P_132
MGTYRX0N_132

MGTYTX0P_132
MGTYTX0N_132

MGTYRX1P_132
MGTYRX1N_132

MGTYTX1P_132
MGTYTX1N_132

MGTYRX2P_132
MGTYRX2N_132

MGTYTX2P_132
MGTYTX2N_132

MGTYRX3P_132
MGTYRX3N_132

MGTYTX3P_132
MGTYTX3N_132

MGTYRX0P_133
MGTYRX0N_133

MGTYTX0P_133
MGTYTX0N_133

MGTYRX1P_133
MGTYRX1N_133

MGTYTX1P_133
MGTYTX1N_133

MGTYRX2P_133
MGTYRX2N_133

MGTYTX2P_133
MGTYTX2N_133

MGTYRX3P_133
MGTYRX3N_133

MGTYTX3P_133
MGTYTX3N_133

MGTYRX0P_134
MGTYRX0N_134

MGTYTX0P_134
MGTYTX0N_134

MGTYRX1P_134
MGTYRX1N_134

MGTYTX1P_134
MGTYTX1N_134

MGTYRX2P_134
MGTYRX2N_134

MGTYTX2P_134
MGTYTX2N_134

MGTYRX3P_134
MGTYRX3N_134

MGTYTX3P_134
MGTYTX3N_134

MGTYRX0P_135
MGTYRX0N_135

MGTYTX0P_135
MGTYTX0N_135

MGTYRX1P_135
MGTYRX1N_135

MGTYTX1P_135
MGTYTX1N_135

MGTYRX2P_135
MGTYRX2N_135

MGTYTX2P_135
MGTYTX2N_135

MGTYRX3P_135
MGTYRX3N_135

MGTYTX3P_135
MGTYTX3N_135

MGTYRX0P_136
MGTYRX0N_136

MGTYTX0P_136
MGTYTX0N_136

MGTYRX1P_136
MGTYRX1N_136

MGTYTX1P_136
MGTYTX1N_136

MGTYRX2P_136
MGTYRX2N_136

MGTYTX2P_136
MGTYTX2N_136

MGTYRX3P_136
MGTYRX3N_136

MGTYTX3P_136
MGTYTX3N_136

MGTYRX0P_137
MGTYRX0N_137

MGTYTX0P_137
MGTYTX0N_137

MGTYRX1P_137
MGTYRX1N_137

MGTYTX1P_137
MGTYTX1N_137

MGTYRX2P_137
MGTYRX2N_137

MGTYTX2P_137
MGTYTX2N_137

MGTYRX3P_137
MGTYRX3N_137

MGTYTX3P_137
MGTYTX3N_137

MGTYRX0P_138
MGTYRX0N_138

MGTYTX0P_138
MGTYTX0N_138

MGTYRX1P_138
MGTYRX1N_138

MGTYTX1P_138
MGTYTX1N_138

MGTYRX2P_138
MGTYRX2N_138

MGTYTX2P_138
MGTYTX2N_138

MGTYRX3P_138
MGTYRX3N_138

MGTYTX3P_138
MGTYTX3N_138

MGTYRX0P_139
MGTYRX0N_139

MGTYTX0P_139
MGTYTX0N_139

MGTYRX1P_139
MGTYRX1N_139

MGTYTX1P_139
MGTYTX1N_139

MGTYRX2P_139
MGTYRX2N_139

MGTYTX2P_139
MGTYTX2N_139

MGTYRX3P_139
MGTYRX3N_139

MGTYTX3P_139
MGTYTX3N_139

MGTYRX0P_140
MGTYRX0N_140

MGTYTX0P_140
MGTYTX0N_140

MGTYRX1P_140
MGTYRX1N_140

MGTYTX1P_140
MGTYTX1N_140

MGTYRX2P_140
MGTYRX2N_140

MGTYTX2P_140
MGTYTX2N_140

MGTYRX3P_140
MGTYRX3N_140

MGTYTX3P_140
MGTYTX3N_140

MGTYRX0P_141
MGTYRX0N_141

MGTYTX0P_141
MGTYTX0N_141

MGTYRX1P_141
MGTYRX1N_141

MGTYTX1P_141
MGTYTX1N_141

MGTYRX2P_141
MGTYRX2N_141

MGTYTX2P_141
MGTYTX2N_141

MGTYRX3P_141
MGTYRX3N_141

MGTYTX3P_141
MGTYTX3N_141

MGTYRX0P_142
MGTYRX0N_142

MGTYTX0P_142
MGTYTX0N_142

MGTYRX1P_142
MGTYRX1N_142

MGTYTX1P_142
MGTYTX1N_142

MGTYRX2P_142
MGTYRX2N_142

MGTYTX2P_142
MGTYTX2N_142

MGTYRX3P_142
MGTYRX3N_142

MGTYTX3P_142
MGTYTX3N_142

MGTYRX0P_143
MGTYRX0N_143

MGTYTX0P_143
MGTYTX0N_143

MGTYRX1P_143
MGTYRX1N_143

MGTYTX1P_143
MGTYTX1N_143

MGTYRX2P_143
MGTYRX2N_143

MGTYTX2P_143
MGTYTX2N_143

MGTYRX3P_143
MGTYRX3N_143

MGTYTX3P_143
MGTYTX3N_143

MGTYRX0P_144
MGTYRX0N_144

MGTYTX0P_144
MGTYTX0N_144

MGTYRX1P_144
MGTYRX1N_144

MGTYTX1P_144
MGTYTX1N_144

MGTYRX2P_144
MGTYRX2N_144

MGTYTX2P_144
MGTYTX2N_144

MGTYRX3P_144
MGTYRX3N_144

MGTYTX3P_144
MGTYTX3N_144

MGTYRX0P_145
MGTYRX0N_145

MGTYTX0P_145
MGTYTX0N_145

MGTYRX1P_145
MGTYRX1N_145

MGTYTX1P_145
MGTYTX1N_145

MGTYRX2P_145
MGTYRX2N_145

MGTYTX2P_145
MGTYTX2N_145

MGTYRX3P_145
MGTYRX3N_145

MGTYTX3P_145
MGTYTX3N_145

MGTYRX0P_146
MGTYRX0N_146

MGTYTX0P_146
MGTYTX0N_146

MGTYRX1P_146
MGTYRX1N_146

MGTYTX1P_146
MGTYTX1N_146

MGTYRX2P_146
MGTYRX2N_146

MGTYTX2P_146
MGTYTX2N_146

MGTYRX3P_146
MGTYRX3N_146

MGTYTX3P_146
MGTYTX3N_146

MGTYRX0P_147
MGTYRX0N_147

MGTYTX0P_147
MGTYTX0N_147

MGTYRX1P_147
MGTYRX1N_147

MGTYTX1P_147
MGTYTX1N_147

MGTYRX2P_147
MGTYRX2N_147

MGTYTX2P_147
MGTYTX2N_147

MGTYRX3P_147
MGTYRX3N_147

MGTYTX3P_147
MGTYTX3N_147

MGTYRX0P_148
MGTYRX0N_148

MGTYTX0P_148
MGTYTX0N_148

MGTYRX1P_148
MGTYRX1N_148

MGTYTX1P_148
MGTYTX1N_148

8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-28

Q

GTY QUAD 125

AP39
AP40
AN41
AN42

MGTRFCLK0P_125
MGTRFCLK0N_125
MGTRFCLK1P_125
MGTRFCLK1N_125

pF2_FF2_RECV11 AU50
nF2_FF2_RECV11 AU51
pF2_FF2_XMIT11 AU45
nF2_FF2_XMIT11 AU46
pF2_FF2_RECV10 AT48
nF2_FF2_RECV10 AT49
pF2_FF2_XMIT10 AT43
nF2_FF2_XMIT10 AT44
pF2_FF2_RECV9 AR50
nF2_FF2_RECV9 AR51
pF2_FF2_XMIT9 AR45
nF2_FF2_XMIT9 AR46
pF2_FF2_RECV8 AP48
nF2_FF2_RECV8 AP49
pF2_FF2_XMIT8 AP43
nF2_FF2_XMIT8 AP44

MGTYRXP0_125
MGTYRXN0_125
MGTYTXP0_125
MGTYTXN0_125
MGTYRXP1_125
MGTYRXN1_125
MGTYTXP1_125
MGTYTXN1_125
MGTYRXP2_125
MGTYRXN2_125
MGTYTXP2_125
MGTYTXN2_125
MGTYRXP3_125
MGTYRXN3_125
MGTYTXP3_125
MGTYTXN3_125

FPGA_VU13P_A2577

U77-29

R

GTY QUAD 126

AM39
AM40
AL41
AL42

MGTRFCLK0P_126
MGTRFCLK0N_126
MGTRFCLK1P_126
MGTRFCLK1N_126

pF2_FF2_RECV7 AN50
nF2_FF2_RECV7 AN51
pF2_FF2_XMIT7 AN45
nF2_FF2_XMIT7 AN46
pF2_FF2_RECV6 AM48
nF2_FF2_RECV6 AM49
pF2_FF2_XMIT6 AM43
nF2_FF2_XMIT6 AM44
pF2_FF2_RECV5 AL50
nF2_FF2_RECV5 AL51
pF2_FF2_XMIT5 AL45
nF2_FF2_XMIT5 AL46
pF2_FF2_RECV4 AK48
nF2_FF2_RECV4 AK49
pF2_FF2_XMIT4 AK43
nF2_FF2_XMIT4 AK44

MGTYRXP0_126
MGTYRXN0_126
MGTYTXP0_126
MGTYTXN0_126
MGTYRXP1_126
MGTYRXN1_126
MGTYTXP1_126
MGTYTXN1_126
MGTYRXP2_126
MGTYRXN2_126
MGTYTXP2_126
MGTYTXN2_126
MGTYRXP3_126
MGTYRXN3_126
MGTYTXP3_126
MGTYTXN3_126

FPGA_VU13P_A2577

U77-30

S

GTY QUAD 127

AJ41
AJ42
AG41
AG42

MGTRFCLK0P_127
MGTRFCLK0N_127
MGTRFCLK1P_127
MGTRFCLK1N_127

pF2_FF2_RECV3 AJ50
nF2_FF2_RECV3 AJ51
pF2_FF2_XMIT3 AJ45
nF2_FF2_XMIT3 AJ46
pF2_FF2_RECV2 AH48
nF2_FF2_RECV2 AH49
pF2_FF2_XMIT2 AH43
nF2_FF2_XMIT2 AH44
pF2_FF2_RECV1 AG50
nF2_FF2_RECV1 AG51
pF2_FF2_XMIT1 AG45
nF2_FF2_XMIT1 AG46
pF2_FF2_RECV0 AF48
nF2_FF2_RECV0 AF49
pF2_FF2_XMIT0 AF43
nF2_FF2_XMIT0 AF44

MGTYRXP0_127
MGTYRXN0_127
MGTYTXP0_127
MGTYTXN0_127
MGTYRXP1_127
MGTYRXN1_127
MGTYTXP1_127
MGTYTXN1_127
MGTYRXP2_127
MGTYRXN2_127
MGTYTXP2_127
MGTYTXN2_127
MGTYRXP3_127
MGTYRXN3_127
MGTYTXP3_127
MGTYTXN3_127

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 72 of 84



Rev
B

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF2L_R0_R 20
ac_nF2L_R0_R 20
ac_pF2L_R1_R 22
ac_nF2L_R1_R 22



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND
THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON
THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO
GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE
TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.



The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

8.04: FPGA#2 FF#3 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.






THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.



8.05: FPGA#2 FF#4 X4 ON QUAD AF

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-27
AF GTY QUAD 124

AT39
AT40
AR41
AR42
MGTYRX0P_124
MGTYRX0N_124
MGTYRX1P_124
MGTYRX1N_124

pF2_FF4_RECV0	BA50	MGTYRX0P_124
nF2_FF4_RECV0	BA51	MGTYRX0N_124
pF2_FF4_XMIT0	BA45	MGTYTX0P_124
nF2_FF4_XMIT0	BA46	MGTYTX0N_124
pF2_FF4_RECV1	AY48	MGTYRX1P_124
nF2_FF4_RECV1	AY49	MGTYRX1N_124
pF2_FF4_XMIT1	AY43	MGTYTX1P_124
nF2_FF4_XMIT1	AY44	MGTYTX1N_124
pF2_FF4_RECV2	AW50	MGTYRX2P_124
nF2_FF4_RECV2	AW51	MGTYRX2N_124
pF2_FF4_XMIT2	AW45	MGTYTX2P_124
nF2_FF4_XMIT2	AW46	MGTYTX2N_124
pF2_FF4_RECV3	AV48	MGTYRX3P_124
nF2_FF4_RECV3	AV49	MGTYRX3N_124
pF2_FF4_XMIT3	AV43	MGTYTX3P_124
nF2_FF4_XMIT3	AV44	MGTYTX3N_124


FPGA_VU13P_A2577

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

ac_pF2L_R0_AF 20
ac_nF2L_R0_AF 20
ac_pF2L_R1_AF 21
ac_nF2L_R1_AF 21

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF
THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY
MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS
SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is
better to leave those lanes open.
Tying all lanes together to a single resistor will create a current
loop that can worsen crosstalk.

APOLLO CM W/ DUAL A2577, MK1

Title
8.05: FPGA#2 FF#4 X4 ON QUAD AF

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 74 of 84

Rev
B


8.06: FPGA#2 FF#5 X4 ON QUAD T

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

AE41	MGTYRX0P_128
AE42	MGTYRX0N_128
AC41	MGTYRX1P_128
AC42	MGTYRX1N_128

pF2_FF5_RECV0	AE50	MGTYRX0P_128
nF2_FF5_RECV0	AE51	MGTYRX0N_128
pF2_FF5_XMIT0	AE45	MGTYTX0P_128
nF2_FF5_XMIT0	AE46	MGTYTX0N_128
pF2_FF5_RECV1	AD48	MGTYRX1P_128
nF2_FF5_RECV1	AD49	MGTYRX1N_128
pF2_FF5_XMIT1	AD43	MGTYTX1P_128
nF2_FF5_XMIT1	AD44	MGTYTX1N_128
pF2_FF5_RECV2	AC50	MGTYRX2P_128
nF2_FF5_RECV2	AC51	MGTYRX2N_128
pF2_FF5_XMIT2	AC45	MGTYTX2P_128
nF2_FF5_XMIT2	AC46	MGTYTX2N_128
pF2_FF5_RECV3	AB48	MGTYRX3P_128
nF2_FF5_RECV3	AB49	MGTYRX3N_128
pF2_FF5_XMIT3	AB43	MGTYTX3P_128
nF2_FF5_XMIT3	AB44	MGTYTX3N_128

FPGA_VU13P_A2577




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

APOLLO CM W/ DUAL A2577, MK1

Title
8.06: FPGA#2 FF#5 X4 ON QUAD T

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 75 of 84

Rev
B

8.07: FPGA#2 FF#6 X4 ON QUAD U


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-32
GTY QUAD 129

AA41	MGTYRX0P_129
AA42	MGTYRX0N_129
Y39	MGTYRX1P_129
Y40	MGTYRX1N_129

pF2_FF6_RECV0	AA50	MGTYRX0_129
nF2_FF6_RECV0	AA51	MGTYRX0_129
pF2_FF6_XMIT0	AA45	MGTYTX0P_129
nF2_FF6_XMIT0	AA46	MGTYTX0N_129
pF2_FF6_RECV1	Y48	MGTYRX1P_129
nF2_FF6_RECV1	Y49	MGTYRX1N_129
pF2_FF6_XMIT1	Y43	MGTYTX1P_129
nF2_FF6_XMIT1	Y44	MGTYTX1N_129
pF2_FF6_RECV2	W50	MGTYRX2P_129
nF2_FF6_RECV2	W51	MGTYRX2N_129
pF2_FF6_XMIT2	W45	MGTYTX2P_129
nF2_FF6_XMIT2	W46	MGTYTX2N_129
pF2_FF6_RECV3	V48	MGTYRX3P_129
nF2_FF6_RECV3	V49	MGTYRX3N_129
pF2_FF6_XMIT3	V43	MGTYTX3P_129
nF2_FF6_XMIT3	V44	MGTYTX3N_129

FPGA_VU13P_A2577




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
8.07: FPGA#2 FF#6 X4 ON QUAD U

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 76 of 84

Rev
B

8.08: FPGA#2 FF#7 X4 ON QUAD V

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-33
GTY QUAD 130

W41	MGTYRX0P_130
W42	MGTYRX0N_130
V39	MGTYRX1P_130
V40	MGTYRX1N_130
U50	MGTYRX0P_130
U51	MGTYRX0N_130
U45	MGTYXP0_130
U46	MGTYXN0_130
T48	MGTYRX1P_130
T49	MGTYRX1N_130
T43	MGTYXP1_130
T44	MGTYXN1_130
R50	MGTYXP2_130
R51	MGTYXN2_130
R45	MGTYXP2_130
R46	MGTYXN2_130
P48	MGTYRX3P_130
P49	MGTYRXN3_130
P43	MGTYXP3_130
P44	MGTYXN3_130


FPGA_VU13P_A2577

ac_pF2L_R0_V
20
ac_nF2L_R0_V
20

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF
THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY
MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS
SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is
better to leave those lanes open.
Tying all lanes together to a single resistor will create a current
loop that can worsen crosstalk.

APOLLO CM W/ DUAL A2577, MK1

Title
8.08: FPGA#2 FF#7 X4 ON QUAD V





Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 77 of 84


Rev
B

8.09: FPGA#2 UNUSED QUADS G, K, W, AA




9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.





THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.


THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H


Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 79 of 84


Rev
B

9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.



FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title			
9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022		Sheet 80 of 84


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title			
9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022		Sheet 81 of 84


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577






FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1


Title
9.04: F1 QUADS D, E, F TO F2 QUADS C, B, A

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 82 of 84

Rev
B

FPGA#1




UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.




REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.



FPGA#2





THESE SHAPES DEFINE MECHANICAL OBJECTS
THAT SHOULD BE IN THE BILL OF MATERIALS.



BRACKETS FOR SUPPORTING
A SUB-FRONT PANEL

THESE SHAPES DEFINE HOLES AND KEEPOUT
AREAS FOR THE SPLICE PLATES.



SPLICE_PLATE2_APOLLO SPLICE_PLATE2_APOLLO







THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINK



THESE HOLES ARE FOR MOUNTING THE LGA80D HEATSINK



THESE BRACKETS ARE FOR MOUNTING THE COVERS.
THE BRACKETS ATTACH ON THE BOTTOM SIDE OF
THE BOARD.



Title			
<Title>			
Size	Document Number		Rev
Custom	<Doc>		B
Date:	Wednesday, January 05, 2022	Sheet	84 of 84