
## Apollo CM Dual A2577: Block Diagram

The recovered TCDS clock is only available from the primary FPGA.

Notes:




Rev 34, 18 March 2021


APOLLO CM W/ DUAL A2577, MK1


1.02: BLOCK DIAGRAM


6089-119

A










### 1.07: SIX 10X20 INTERPOSERS

# Apollo CM Dual A2577: 6 Interposer proof of principle


Diagram shows interposer location and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board.



Rev 34, 18 March 2021

9




F2L\_R0\_LOG-


F2R\_R0\_LOG=

F2R R0 F

## Apollo CM Dual A2577: On-Board Clock Sources

Oscillator Clocks / Reference Clock O (RO) Distribution






Rev 34, 18 March 2021


F2R\_R0\_SEL


\$153315


F2L\_R0\_SEL-

12












THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIE OR AXI-CZC. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM

### BACKPLANE FPGA#2 SIGNALS









THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.


APOLLO CM W/ DUAL A2577, MK1


Title


2.02: SM HIGH SPEED CONNECTORS


Size Document Number Rev A


2.02: SM HIGH SPEED CONNECTORS


























#### **GENERAL NOTES:**

V\_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

#### NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- UNDERVOLTAGE LOCKOUT RESISTOR NOTE 3


 $R = 14.81 * (6.81 / ((6.81*Ven) - 18.16)) \\ A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE$ 

NOTE 4 OUTPUT SETPOINT RESISTOR R = 1.182 / (VOUT - 0.591)


FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)


NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.


THE LD006C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.





Sheet 24 of










































| 5<br>U201-1 FPGA VU13P A2577   | U201-2 FPGA_VU13P_A2577   | U201-3 FPGA_VU13P_A2577   | 3 U201-4 FPGA_VU13P_A2577   | U201-5 FPGA_VU13P_A2577  | 5.01: FPGA#1 GND   |
|--|---|---|---|--|--|
| U201-1   FPGA VU13P_A2577     A13  | AJ49 GND GND AP45 AJ5 GND GND GND AP45 AJ9 GND GND AP47 AK1 GND GND AP5   | B36 GND GND BG12 B38 GND GND GND BG16 B42 GND GND BG17 B42 GND GND BG17 B45 GND GND BG21  | C31 GND GND H35 H36 H37 C36 GND GND GND H38 GND GND H38 H37 H38 H37 GND GND GND H38 H38 H41                         | T2 GND GND GND GND   |  |
| A17 A18 A18 A21 A21 A21 A21 A26 A26 A31 A27 A31  | AK10 GND GND AP50 AP51 AR17 GND GND GND AP7   | B46 GND GND BG28 GND GND BG3 GND  | C40 GND GND H41 H46 GND GND H46   | 121<br>T38<br>T41<br>T46<br>T47<br>T5<br>T5<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND                |  |
| A34 GND GND AE28 A35 GND GND AE3 A36 GND GND AE3 GND GND AE3 GND GND AE3 A39 GND GND AE32  | AK21 GND GND AR14 AR22 GND GND AP24   | B49 GND GND BG34  B5 GND GND BG35  GND GND GND BG36   | C44 GND GND H55 C48 GND GND GND H50 C49 GND GND GND H50 C50 GND GND GND H61   | T50<br>T50<br>T51<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND  |  |
| A39 GND GND AE34 A43 GND GND AE36 A45 GND GND AE36 A45 GND GND AE38 A48 GND GND AE38 A48 GND GND AE4   | AK27 GND GND AR26<br>AK29 GND GND AR28<br>AK31 GND GND AR3<br>AK33 GND GND AR3  | BA12 GND GND BG40 F   | C50 GND   | U14 GND<br>U18 GND<br>U28 GND  | D  |
| A9 GND GND AE43  AA12 GND GND AE47   | AK35 GND GND AR38 AK37 GND GND GND AK38 GND GND GND AK40 AR40   | BA26 GND GND BG48 BA36 GND GND GND BA36 GND GND BG7 GND GND GND   | D15 GND GND J38  D16 GND GND J4  GND GND J4   | U30 GND GND GND GND GND GND GND GND  |  |
| AA18 GND GND AE5 AE9   | AK45 GND GND AR47 AR48 GND GND GND AR49   | BA4 GND GND BH1 GND BH1 GND   | D21 GND GND J48   | U3 GND   |  |
| AA22 GND GND ĀF1<br>AA24 GND GND ĀF10<br>AA26 GND GND ĀF10<br>AA28 GND GND ĀF12  | AK51 GND GND AR8 AK7 GND GND AT1  AI 12 GND GND AT1   | BA43 GND GND BH15 BH16 BH46 GND GND GND GND GND GND BH2 GND GND GND GND BH2 GND GND BH20 BH20 GND GND BH20 GND GND GND GND BH20 GND   | D32 GND GND J9 GND K1 GND GND K10   | U49 GND U5 GND U9 GND  |  |
| AA22 GND GND AF1  AA24 GND GND AF10  AA26 GND GND AF12  AA30 GND GND AF15  AA30 GND GND AF15  AA30 GND GND AF17  AA30 GND GND AF19  AA32 GND GND AF21  AA34 GND GND AF21  AA34 GND GND AF21  AA34 GND GND AF21   | AL14 GND GND AT2  AL16 GND GND GND  AL18 GND GND  AL20 GND GND  AT21  AT23  AT23  | BA9 GND GND BH21  BB10 GND GND BH31  BB10 GND GND BH31  | D37 GND GND K14  GND GND K19  D45 GND GND K2  GND K2  GND K2  | V10<br>V2<br>V23<br>GND<br>GND<br>V25<br>GND   |  |
| AA36 GND GND AF23  AA36 GND GND AF23  AA40 GND GND AF27  AA40 GND GND AF29  AA43 GND GND AF31  | AL22 GND GND AT27 GND AT29  | BB23 GND GND BH33 BB38 GND GND GND BH36 GND GND BH36 GND GND BH36 GND GND BH37 GND BH47 GND BH47  | D46 GND   | V10 V2 GND V23 GND V25 GND V27 GND V27 GND V29 GND V31 GND                     |  |
| AA40 GND GND AF31 AA47 GND GND AF33 AA48 GND GND AF35 GND GND AF37   | AL26 GND GND AT31  AL28 GND GND AT38  AL3 GND GND AT41  AL30 GND GND AT46  AL32 GND GND AT46  AL32 GND GND AT47  AL34 GND GND AT5   | BB42 GND GND BH45 BB47 GND GND BH45 BB50 GND GND BH47 BB50 GND GND BH5  | D6 GND GND K50  | V31<br>V38<br>V42<br>V45<br>V47<br>V47<br>V5<br>SND<br>SND<br>SND<br>SND<br>SND<br>SND<br>SND<br>SND<br>SND<br>SND |  |
| AA49 GND GND AF37  AA5 GND GND AF39  AB1 GND GND AF40  AB10 GND GND AF42  GND GND AF45  GND GND AF45  GND GND AF45  GND GND AF45  GND GND AF47   | AL34 GND GND AT5  AL36 GND GND AT50  AL38 GND GND AT51  AL40 GND GND AT61  AL40 GND GND AT61  AL40 GND GND AU13   | BB51 GND GND BH50 BH51 BH51 BH51  | E17 GND GND L12<br>E18 GND GND L14  | V50 GND GND GND  |  |
| C AB10 GND GND AF45 GND GND AF47 GND GND GND AF5 GND GND GND AF5   | AL40 GND GND AU13  AL44 GND GND AU14  AL47 GND GND AU18  AL48 GND GND AU24  AL49 GND GND AU26   | BC12 GND GND BH7 BC20 GND GND GND BC30 GND GND GND BC30 GND GND GND BC30 GND GND GND BC30 GND GND GND   | E24 GND GND L26 L36 GND   | W12 GND  | c  |
| AB15 AB17 AB19 AB19 AB2 AB21 AB21 AB21 AB23 AB25 AB25 AB25 AB27 AB27 AB27 AB27 AB27 AB27 AB28 AB27 AB27 AB28 AB27 AB28 AB27 AB27 AB28 AB27 AB28 AB27 AB28 AB27 AB28 AB27 AB28 AB28 AB29 AB29 AB29 AB20 AB20 AB20 AB20  | AL5 GND GND AU28  | BC38 GND GND BJ18 T   | E35 GND GND L40   | W24 GND  |  |
| AB25 GND GND AG16 AB27 GND GND AG20 AB29 GND GND AG22 AB31 GND GND AG22 AG24   | AM15 GND GND AU39 GND AU4   | BC40 GND GND BJ21 BC44 GND GND GND BJ22 BC47 GND GND GND BJ3 BC48 GND GND GND BJ31 BC49 GND GND BJ31 BC49 GND GND BJ31 BC50 GND GND BJ35  | E45 GND GND L49   | W26 GND  |  |
| AB33 GND GND AG26 GND AG28 GND GND AG3 GND GND AG3 GND GND AG3 GND GND AG3   | AM19 GND GND AU43  AM2 GND GND AU47  AM21 GND GND AU48  | BC5 GND GND BJ35  BC8 GND GND BJ36  BD1 GND GND BJ39  GND GND BJ39  | E49 GND GND L8  E7 GND GND M1  E9 GND GND M1  GND GND M1  | W4 GND   |  |
| AB42 GND GND AG32 AB47 GND GND AG34 GND GND AG36 AB57 GND GND AG36 GND AG36 GND AG38   | AM21 GND GND AU49  AM23 GND GND AU49  AM25 GND GND AU5  AM27 GND GND AU5  AM27 GND GND AU5  AM29 GND GND AV1  AM31 GND GND AV1  AM31 GND GND AV1  AM33 GND GND AV15   | BD14 GND GND BJ43 BD2 GND GND BJ45 BD27 GND GND BJ48 BD27 GND GND BJ48  | F10 GND GND M23 F14 GND GND GND M33 F16 GND GND GND M38 F19 GND GND GND M41   | W40<br>W44<br>W47<br>W48<br>W48<br>GND<br>GND<br>GND   |  |
| AB50 GND GND AG40 GND AG44 AB71 GND GND AG44   | AM31 GND GND AV10 AM33 GND GND AV15 AM35 GND GND AV2 AM37 GND GND AV2 AM38 GND GND AV25 AM38 GND GND AV25   |   | F2 GND GND M46  | W5 GND<br>W8 GND<br>V4 GND   |  |
| AB51 GND GND AG40  AB7 GND GND AG44  AC14 GND GND AG47  AC16 GND GND AG48  AC20 GND GND AG49  AC22 GND GND AG5  AC22 GND GND AG8  AC22 GND GND AG8  AC22 GND GND AG8  AC22 GND GND AG8  AC22 GND GND AH1   | AM38 GND GND AV35 AM41 GND GND AV38 AM46 GND GND AV42 AM47 GND GND AV42 AM47 GND GND AV45   | BD41   GND   GND   BJ50   | F33 GND GND M6 J  | Y11 GND GND GND GND GND GND  |  |
| AC18 GND GND AG49  AC20 GND GND AG5  AC21 GND GND AG8  AC24 GND GND AG8  AC26 GND GND AH1  AC28 GND GND AH1  AC28 GND GND AH1  AC28 GND GND AH1  AC28 GND GND AH11   | AM5 GND GND AV47  AM50 GND GND AV5  AM51 GND GND AV50  AM6 GND GND AV50   | BE15 GND GND BK29   | F38 GND GND N14 F42 GND GND N20   | Y2<br>Y21 GND<br>GND<br>Y23 GND<br>Y25 GND   | В  |
| B AC28 GND GND AH11 AH12 AC30 GND GND AC32 GND GND AH17 GND AH17 GND AH2 GND GND AH2   | AN12 GND GND AV12 GND GND AW12 GND GND GND AW14 GND GND GND AW14 GND GND AW14 GND AW14  | BE16 GND GND BK31 BE18 GND GND BK32 BE19 GND GND BK32 BE19 GND GND BK33 BE24 GND GND BK36 BE3 GND GND BK36 BE33 GND GND BK36 BE31 GND GND BK36 BE31 GND GND BK36  | F45 GND GND N30 N30 N30 F50 GND   | Y27 GND<br>Y29 GND<br>GND GND  |  |
| AC34 GND GND AH21 AC36 GND GND AH23 AC38 GND GND AH23 AC39 GND GND AH25 AC4 GND GND AH27 AC4 GND GND AH27  | AN14 GND GND AW12  AN18 GND GND AW22  AN20 GND GND AW3  AN22 GND GND AW3  AN24 GND GND AW3  AN24 GND GND AW38  AN26 GND GND AW38  AN26 GND GND AW4  | BE34 GND GND BK43  BE33 GND GND BK42  BE35 GND GND BK42  BR35 GND GND BK45  | F6 GND GND N47  | Y33<br>Y35<br>Y37<br>Y37<br>Y38<br>SND<br>GND<br>GND<br>GND  |  |
| AC44 GND GND AH31 AC47 GND GND AH33 AC48 GND GND AH33  | AN28 GND GND AW40 AW44 AW47   | BE36 GND GND BK46 GND BK47  | G12<br>G16<br>G18<br>G18<br>G21<br>G21<br>G28<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND | SND  | 10K 0603   |
| AC49 GND GND AH37  AC5 GND GND AH39  AC8 GND GND AH40  AD1 GND GND AH41  | AN32 GND GND AW48 AN34 GND GND AW49 AN36 GND GND AW5 AN38 GND GND AW5 AN4 GND GND AW8 AN4 GND GND AW8   | BE37   GND   GND   BK47   | G31 GND GND P2  | Y50 GND GND GND GND  | /F1_INSTALLED  |
| AC8 GND GND AH40  AD11 GND GND AH41  AD12 GND GND AH46  AD15 GND GND AH47  AD17 GND GND AH5  AD17 GND GND AH50  AD19 GND GND AH50  AND AH50  AH50  AH51  | AN36 GND GND AW5  AN40 GND GND AY1  AN40 GND GND AY1  AN40 GND GND AY1  AN41 GND GND AY1  AN43 GND GND AY1  AN47 GND GND AY2  AN48 GND GND AY2  AN48 GND GND AY2  AN49 GND GND AY29  AN59 GND GND AY38  AN50 GND GND AY41 | BE49 GND GND BL16 BE49 GND GND BL16 BE5 GND GND BL16 BE9 GND GND BL17 BE9 GND GND BL18 BF1 GND GND BL21   | G34 GND GND GND P37 P38 GND   | AC   | THE FPGA IS INSTALLED, THEN THE :TIVE-LO "/F1_INSTALLED" SIGNAL  |
| AD17 AD17 AD19 AD19 AD19 AD2 AD2 AD21 AD21 AD21 AD21 AD22 AD21 AD21  | AN48 GND GND AY29 AN49 GND GND AY38 AN5 GND GND GND AY41 AN9 GND GND AY41   | BF1 GND GND BL21 BF10 GND GND BL26 BF16 GND GND BL31 BE10 GND GND BL31  | G48 GND   | NO   | LL BE PULLED TO GND. IF THE FPGA IS OT INSTALLED, THE SIGNAL WILL BE HI.  IY FPGA GND PIN CAN BE USED. |
| AD1 GND GND AH41 AD11 GND GND AH46 AD12 GND GND AH46 AD12 GND GND AH6 AD17 GND GND AH5 AD19 GND GND AH5 AD2 GND GND AH5 AD2 GND GND AH6 AD21 GND GND AH6 AD23 GND GND AH6 AD25 GND GND AJ14 AD25 GND GND AJ16 AD27 GND GND AJ20 AD27 GND GND AJ20 AD31 GND GND AJ22 AD33 GND GND AJ24 AD33 GND GND AJ28 AD35 GND GND AJ28 AD35 GND GND AJ28 AD35 GND GND AJ28 AD36 GND GND AJ28 AD37 GND GND AJ28 AD38 GND GND AJ28 AD38 GND GND AJ28 AD38 GND GND AJ28  | AP1 GND GND AY47  | BF19 GND GND BL35 BF20 GND GND BL35 BF21 GND GND BL36 BF21 GND GND BL36 BF21 GND GND BL40 BF21 GND GND BL40   | H11 GND GND R14   |  | 5 5 5 5 5 5 5 5 5.   |
| AD27 AD29 AD31 AD31 AD33 AD33 AD35 AD35 AD37 AD37 AD37 AD37 AD36 AD37 AD37 AD37 AD37 AD37 AD37 AD37 AD37   | AP10 AP15 GND GND AP17 AP19 GND GND AY50 AP17 AP19 GND GND AY60 AP2 GND GND AY60 AP2 GND GND B10 AP21 AP23 GND GND GND B14 AP23 GND GND B16 AP27 GND GND B19 AP27 GND GND B20 GND B21                                     | BE47 BE48 GND GND BK7 BE48 GND GND BL12 BE59 GND GND BL16 BE59 GND GND BL17 BF10 GND GND BL26 GND GND BL31 BF20 GND GND BL35 GND GND BF21 GND GND BF21 GND GND BF31 GND GND BF31 GND GND BF32 GND GND BF31 GND GND BF31 GND GND BF31 GND GND BF32 GND GND BL40 BF33 GND GND BL40 BF34 GND GND BL45 BF36 GND GND BL48 BF36 GND GND BL48 BF45 GND GND BL48 GND GND GND BL48 GND | H15 GND GND GND H16 GND   |  | A  |
| AD37<br>AD39<br>AD40<br>AD41<br>AD41<br>AD41<br>AD46<br>AD46<br>AD46<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40 | AP23 GND GND B16 AP25 GND GND B19 AP27 GND GND B20 AP29 GND GND B20 AP29 GND GND B21  | BF45 GND GND BL7 BF45 GND GND BL7 BF46 GND GND C12 BF47 GND GND C16   | H19 GND GND R40 GND GND GND GND GND GND R47 GND GND GND R47   |  | POLLO CM W/ DUAL A2577, MK1  |
| AD35 AD37 AD37 AD39 AD39 AD39 AD40 AD40 AD41 AD41 AD46 AD46 AD47 AD50 AD50 AD50 AD50 AD50 AD50 AD50 AD50   | AP31 GND GND B31 B31 GND GND GND B31 B31 B31 B31  | BF50 GND GND C18 GND C2   | H21 GND GND R48 R49 R49 R55 R5 R8 R8 GND GND GND T1   | Title  | 5.01: FPGA#1 GND   |
| GND GND GND GND GND GND GND  | AP37 GND GND B32 B33 GND  | BF6 GND GND C21 C21 GND   | H33   | Size   | Document Number  |
| 5  | 4   | 3.00  | 3   | 2  | 1  |





## 5.04: FPGA#1 CONFIGURATION





5.05: FPGA#1 SYSTEM MONITOR FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2. FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3. ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS. FILTER FOR ANALOG POWER SUPPLY U203 LTC2997H AS PER UG580 SYSMON USER GUIDE SYSMON AG19 AH19 VCCADC DXP -- F1\_TEMP\_DIODE 31 L104 600 OHM V\_REF C1543 470 PF 0402 10V VCC C90 0.1 UF 0402 C91 0.47 UF 0402 10V \_C1544 DXN GND - 0.1 UF 0402 AK18 GND <⊢ GNDADC GND<1− L105 600 OHM AK19 VREFP GND AH18 VREFN THE LTC2997H RANGE IS FROM -40C TO +125C. THE OUTPUT IS NOMINALLY 4 MILLIVOLTS PER DEGREE KELVIN. THIS IS FOR A DIODE WITH AN IDEALITY FACTOR OF 1.004. R68 NP 0402 SYSMON I2C ADDRESS RESISTORS: WITH ONLY THE RESISTORS TO GND INSTALLED, SYSMON MEASURES ZERO VOLTS. THE I2C ADDRESS IS THEREFORE 0b0110010 OR 0x32. THE XILINX FPGA HAS AN IDEALITY FACTOR OF 1.026. THEREFORE, THE VOLTAGE HAS TO BE SCALED BY (1.004/1.026), OR 0.978558. AJ19 AG18 VN R69 1K 0402 R71 \$ 1K 0402 FPGA\_VU13P\_A2577 I2C ADDR = 0X32V GND GND APOLLO CM W/ DUAL A2577, MK1 5.05: FPGA#1 SYSTEM MONITOR Document Number A A 6089-119 Sheet 43 of

5.06 FPGA#1 I/O SLR0 THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P. SITE VU13P VU9P BANK BANK 61 61 Ε 62 62 63 63 VCCO\_62 BA31 VCCO\_62 BE28 VCCO\_62 BE29 VCCO\_62 VCCO\_62 BF36 VCCO\_62 BH30 VCCO\_62 BJ37 VCCO\_63 AU33 V\_1V8
VCCO\_63 AW37 VCCO\_63 AW37 VCCO\_63 BC35 VCCO\_63 BC35 VCCO\_63 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_61 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_62 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_63 BH26 BE21 BB36 VCCO\_61 VCCO\_61 VCCO\_61 VCCO\_61 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_61 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_62 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_63 BF22 BF28 BB35 IO\_L11N\_T1U\_N9\_GC\_62 BE22 BF27 BA35 IO\_L11P\_T1U\_N8\_GC\_61 IO\_L11P\_T1U\_N8\_GC\_62 VCCO 62 IO\_L11P\_T1U\_N8\_GC\_63 BE27 | IO\_L12N\_T1U\_N11\_GC\_62 BE23 AV28 BB34 —**\**\\\—**\**GND R1223 1K 0402 IO\_L12N\_T1U\_N11\_GC\_61 VREF 61 VREF\_62 IO\_L12N\_T1U\_N11\_GC\_63 VREF 63 BE26 | IO\_L12P\_T1U\_N10\_GC\_62 BD23 BA34 IO\_L12P\_T1U\_N10\_GC\_61 IO\_L12P\_T1U\_N10\_GC\_63 0402 0402 BD29 IO\_L13N\_T2L\_N1\_GC\_QBC\_62 BD24 AW36 IO\_L13N\_T2L\_N1\_GC\_QBC\_61 IO\_L13N\_T2L\_N1\_GC\_QBC\_63 BC28 IO\_L13P\_T2L\_N0\_GC\_QBC\_62 IO\_L13P\_T2L\_N0\_GC\_QBC\_61 IO\_L13P\_T2L\_N0\_GC\_QBC\_63 BC23 BE28 IO\_L14N\_T2L\_N3\_GC\_61 nF1\_TEST\_CONN\_0 >> IO L14N T2L N3 GC 62 IO\_L14N\_T2L\_N3\_GC\_63 DIFFERENT PINS OUT TO SIMPLIFY ON "GC" PINS. BC24 pF1\_TEST\_CONN\_0 >>-BD28 AY35 IO\_L14P\_T2L\_N2\_GC\_61 IO\_L14P\_T2L\_N2\_GC\_62 IO\_L14P\_T2L\_N2\_GC\_63 BB25 IO\_L15N\_T2L\_N5\_AD11N\_61 BE30 | IO\_L15N\_T2L\_N5\_AD11N\_62 AV37 IO\_L15N\_T2L\_N5\_AD11N\_63 BB26 IO\_L15P\_T2L\_N4\_AD11P\_61 AV36 | IO\_L15P\_T2L\_N4\_AD11P\_63 IO\_L15P\_T2L\_N4\_AD11P\_62 BD26 BC27 AV33 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_61 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_62 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_63 BC26 AV32 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_63 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_61 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_62 BA24 AW34 | IO\_L17N\_T2U\_N9\_AD10N\_63 IO\_L17N\_T2U\_N9\_AD10N\_61 IO\_L17N\_T2U\_N9\_AD10N\_62 AW33 IO\_L17P\_T2U\_N8\_AD10P\_61 IO\_L17P\_T2U\_N8\_AD10P\_62 IO\_L17P\_T2U\_N8\_AD10P\_63 <u>N</u> BC22 BC29 AV34 TO D IO\_L18N\_T2U\_N11\_AD2N\_61 IO\_L18N\_T2U\_N11\_AD2N\_62 IO\_L18N\_T2U\_N11\_AD2N\_63 BB22 BB29 | IO\_L18P\_T2U\_N10\_AD2P\_62 AU34 <u>်</u> ဟ IO\_L18P\_T2U\_N10\_AD2P\_61 IO\_L18P\_T2U\_N10\_AD2P\_63 IGNED 1 AW24 BA29 IO\_L19N\_T3L\_N1\_DBC\_AD9N\_62 AU37 pF1\_TEST\_CONN\_5 >> IO\_L19N\_T3L\_N1\_DBC\_AD9N\_61 AW25 BA28 | IO\_L19P\_T3L\_N0\_DBC\_AD9P\_62 AU36 IO\_L19P\_T3L\_N0\_DBC\_AD9P\_63 nF1\_TEST\_CONN\_6 >> IO\_L19P\_T3L\_N0\_DBC\_AD9P\_61 BJ28 IO\_L1N\_T0L\_N1\_DBC\_62 BL23 BE32 IO\_L1N\_T0L\_N1\_DBC\_61 IO\_L1N\_T0L\_N1\_DBC\_63 BH28 IO\_L1P\_T0L\_N0\_DBC\_62 ASSIC DURII OCK BL24 BE31 | IO\_L1P\_T0L\_N0\_DBC\_63 IO\_L1P\_T0L\_N0\_DBC\_61 AW23 AY28 IO\_L20N\_T3L\_N3\_AD1N\_62 AU32 | IO\_L20N\_T3L\_N3\_AD1N\_63 IO\_L20N\_T3L\_N3\_AD1N\_61 IO\_L20P\_T3L\_N2\_AD1P\_61 IO\_L20P\_T3L\_N2\_AD1P\_62 IO\_L20P\_T3L\_N2\_AD1P\_63 BA23 BA30 AR37  $\overline{a}$ nF1\_TEST\_CONN\_4 >> IO\_L21N\_T3L\_N5\_AD8N\_61 IO\_L21N\_T3L\_N5\_AD8N\_62 IO\_L21N\_T3L\_N5\_AD8N\_63 AY23 pF1\_TEST\_CONN\_4 >> AY30 AR36 | IO\_L21P\_T3L\_N4\_AD8P\_63 IO\_L21P\_T3L\_N4\_AD8P\_61 IO\_L21P\_T3L\_N4\_AD8P\_62 BA27 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_61 AT34 nF1\_TEST\_CONN\_3 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_63 SIGNALS N IFFERENT NG. KEEP F AY27 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_61 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_63 pF1\_TEST\_CONN\_3 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_62 AY26 AT35 AW29 IO\_L23N\_T3U\_N9\_61 nF1\_TEST\_CONN\_2 IO\_L23N\_T3U\_N9\_63 IO\_L23N\_T3U\_N9\_62 AW26 AV29 AR35 IO\_L23P\_T3U\_N8\_61 pF1\_TEST\_CONN\_2 >> IO\_L23P\_T3U\_N8\_62 IO\_L23P\_T3U\_N8\_63 THESE SIGOR A DIFFE AV26 AY31 AR34 IO\_L24N\_T3U\_N11\_61 nF1\_TEST\_CONN\_1 >> 48 IO\_L24N\_T3U\_N11\_62 IO\_L24N\_T3U\_N11\_63 IO\_L24P\_T3U\_N10\_61 pF1\_TEST\_CONN\_1 >> 48 IO\_L24P\_T3U\_N10\_62 IO\_L24P\_T3U\_N10\_63 BL22 BL28 BC32 IO\_L2N\_T0L\_N3\_61 IO\_L2N\_T0L\_N3\_62 IO\_L2N\_T0L\_N3\_63 BL27 IO\_L2P\_T0L\_N2\_62 BK22 BB32 IO\_L2P\_T0L\_N2\_61 IO\_L2P\_T0L\_N2\_63 BJ30 IO\_L3N\_T0L\_N5\_AD15N\_62 BA32 | IO\_L3N\_T0L\_N5\_AD15N\_63 IO\_L3N\_T0L\_N5\_AD15N\_61 BJ29 IO\_L3P\_T0L\_N4\_AD15P\_62 AY32 | IO\_L3P\_T0L\_N4\_AD15P\_63 BJ25 IO\_L3P\_T0L\_N4\_AD15P\_61 BK28 O\_L4N\_T0U\_N7\_DBC\_AD7N\_62 BK23 BA33 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_63 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_61 BK27 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_62 BJ23 AY33 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_63 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_61 THIS IS THE 40 MHZ RECOVERED TCDS CLOCK. USING BANK 62 KEEPS THIS INTHE SAME SLR AS THE TCDS LOGIC. BL25 | IO\_L5N\_T0U\_N9\_AD14N\_61 BL30 | IO\_L5N\_T0U\_N9\_AD14N\_62 BD33 | IO\_L5N\_T0U\_N9\_AD14N\_63 BK30 | IO\_L5P\_T0U\_N8\_AD14P\_62 BC33 | IO\_L5P\_T0U\_N8\_AD14P\_63 BK25 IO\_L5P\_T0U\_N8\_AD14P\_61 BH23 BK26 bc\_nF1\_TCDS\_RECOV\_CLK >> IO\_L6N\_T0U\_N11\_AD6N\_61 IO\_L6N\_T0U\_N11\_AD6N\_63 IO\_L6N\_T0U\_N11\_AD6N\_62 BH24 BJ26 BC34 bc\_pF1\_TCDS\_RECOV\_CLK >> IO\_L6P\_T0U\_N10\_AD6P\_61 IO\_L6P\_T0U\_N10\_AD6P\_62 IO\_L6P\_T0U\_N10\_AD6P\_63 BG24 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_63 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_61 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_62 BG25 BG26 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_62 BD35 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_63 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_61 BG22 | IO\_L8N\_T1L\_N3\_AD5N\_61 BG30 | IO\_L8N\_T1L\_N3\_AD5N\_62 BD37 IO\_L8N\_T1L\_N3\_AD5N\_63 BF23 | IO\_L8P\_T1L\_N2\_AD5P\_61 BC37 | IO\_L8P\_T1L\_N2\_AD5P\_63 BF29 IO\_L8P\_T1L\_N2\_AD5P\_62 BF24 IO\_L9N\_T1L\_N5\_AD12N\_61 BH29 IO\_L9N\_T1L\_N5\_AD12N\_62 BB37 | IO\_L9N\_T1L\_N5\_AD12N\_63 BG29 IO\_L9P\_T1L\_N4\_AD12P\_61 IO\_L9P\_T1L\_N4\_AD12P\_62 IO\_L9P\_T1L\_N4\_AD12P\_63 GND < R1224240 0402 GND < R1225240 0402 GND < R1226240 0402 BH22 BL29 BD31 IO\_T0U\_N12\_VRP\_61 IO\_T0U\_N12\_VRP\_62 IO TOU N12 VRP 63 BF30 IO\_T1U\_N12\_62 BE25 AY37 IO\_T1U\_N12\_63 BB24 IO\_T2U\_N12\_61 BB30 IO\_T2U\_N12\_62 AU35 IO\_T2U\_N12\_63 AW30 IO\_T3U\_N12\_62 AY25 IO\_T3U\_N12\_61 AT37 IO\_T3U\_N12\_63 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 APOLLO CM W/ DUAL A2577, MK1 5.06 FPGA#1 I/O SLR0 6089-119

5.07 FPGA#1 I/O SLR1 THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P. SITE VU13P VU9P BANK BANK 65 65 В 66 66 F1 LOGIC TCDS 40MHZ INPUT VCCO\_65 AR19 VCCO\_65 AW17 U201-55 ac\_nF1\_TCDS40\_CLK >> 20 AR16 | IO\_L11N\_T1U\_N9\_GC\_66 THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS AR17 ac\_pF1\_TCDS40\_CLK >>-IO\_L11P\_T1U\_N8\_GC\_66 AU16 65\_L24N\_DOUT\_CSO\_B VREF\_65 ac\_nF1\_XTAL\_200 >>-IO\_L12N\_T1U\_N11\_GC\_66 BD15 AT17 IO\_L12P\_T1U\_N10\_GC\_66 BD16 65 L24P EMCCLK AT15 IO\_T0U\_N12\_VRP\_66 R1227 1K VREF 66 BC16 I2C\_SDA\_F1\_SYSMON >>-65\_L23N\_PERSTN1\_I2C\_SDA AU15 IO\_T3U\_N12\_66 BB16 I2C\_SCL\_F1\_SYSMON >> 65\_L23P\_I2C\_SCLK 0402 65\_L22N\_DBC\_AD0N\_D05 RESERVED FPGA\_VU13P\_A2577 65\_L22P\_DBC\_AD0P\_D04 RESERVED BC17 65\_L21N\_AD8N\_D07 RESERVED BB17 65\_L21P\_AD8P\_D06 RESERVED 65\_L20N\_AD1N\_D09 BA19 65\_L20P\_AD1P\_D08 RESERVED BC18 65\_L19N\_DBC\_AD9N\_D11 RESERVED BC19 65\_L19P\_DBC\_AD9P\_D10 RESERVED 65\_L18N\_AD2N\_D13 RESERVED 65\_L18P\_AD2P\_D12 BA15 65\_L17N\_AD10N\_D15 RESERVED 65\_L17P\_AD10P\_D14 RESERVED 65\_L16N\_QBC\_AD3N\_A01\_D17 65\_L16P\_QBC\_AD3P\_A00\_D16 RESERVED AY16 65\_L15N\_AD11N\_A03\_D19 RESERVED AW16 65\_L15P\_AD11P\_A02\_D18 RESERVED 65\_L14N\_GC\_A05\_D21 AY17 65\_L14P\_GC\_A04\_D20 RESERVED AY18 65\_L13N\_GC\_QBC\_A07\_D23 RESERVED 65\_L13P\_GC\_QBC\_A06\_D22 RESERVED 65\_L12N\_GC\_A09\_D25 AU19 65\_L12P\_GC\_A08\_D24 RESERVED AW 19 65\_L11N\_GC\_A11\_D27 RESERVED 65\_L11P\_GC\_A10\_D26 RESERVED BANK 65 CONTAINS MANY DUAL-FUNCTION 65\_L10N\_QBC\_AD4N\_A13\_D29 PINS THAT CAN BE USED DURING 65\_L10P\_QBC\_AD4P\_A12\_D28 RESERVED AU20 65\_L9N\_AD12N\_A15\_D31 CONFIGURATION. THOSE PINS WILL BE RESERVED AU21 65\_L9P\_AD12P\_A14\_D30 MARKED AS "NO CONNECT" AND SHOULD RESERVED AT19 65\_L8N\_AD5N\_A17 RESERVED NOT BE USED FOR NORMAL LOGIC. AT20 65\_L8P\_AD5P\_A16 RESERVED AV21 65\_L7N\_QBC\_AD13N\_A19 RESERVED AV22 65\_L7P\_QBC\_AD13P\_A18 RESERVED BA20 65\_L6N\_AD6N\_A21 RESERVED AY20 65\_L6P\_AD6P\_A20 RESERVED BB19 65\_L5N\_AD14N\_A23 RESERVED BB20 65\_L5P\_AD14P\_A22 RESERVED AY21 65\_L4N\_DBC\_AD7N\_A25 AW21 65\_L4P\_DBC\_AD7P\_A24 RESERVED BD19 65\_L3N\_AD15N\_A27 RESERVED BD20 65\_L3P\_AD15P\_A26 RESERVED 65\_L2N\_FWE\_FCS2\_B RESERVED AY22 65\_L2P\_FOE\_B RESERVED BC21 65\_L1N\_DBC\_RS1 AVATLABLE BB21 65\_L1P\_DBC\_RS0 BB15 65\_PERSTN0 AV18 65\_CSI\_ADV\_B RESERVED AU22 65\_SMBALERT BD21 65\_VRP\_A28 RESERVED APOLLO CM W/ DUAL A2577, MK1 5.07 FPGA#1 I/O SLR1 6089-119

5.08: FPGA#1 I/O SLR2 THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P. SITE VU13P VU9P BANK BANK G 67 70 71 VCCO\_70 VCCO\_70 VCCO\_70 VCCO\_70 VCCO\_70 VCCO\_70 VCCO\_70 VCCO\_70 VCCO\_70 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_70 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_71 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_70 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_71 ac\_nF1L\_R0\_CLK >>-A29 IO\_L11N\_T1U\_N9\_GC\_71 IO\_L11N\_T1U\_N9\_GC\_70 A28 ac\_pF1L\_R0\_CLK >> IO\_L11P\_T1U\_N8\_GC\_70 IO\_L11P\_T1U\_N8\_GC\_71 VREF\_70 W32 C30 VREF\_71 L30 ac\_nF1R\_R0\_CLK >> IO\_L12N\_T1U\_N11\_GC\_70 IO\_L12N\_T1U\_N11\_GC\_71 C29 ac\_pF1R\_R0\_CLK >> IO L12P T1U N10 GC 70 IO L12P T1U N10 GC 71 ac\_nF1\_OSC\_CLK >> M32 IO\_L13N\_T2L\_N1\_GC\_QBC\_70 IO\_L1N\_T0L\_N1\_DBC\_71 K31 ac\_pF1\_OSC\_CLK >> N32 IO\_L13P\_T2L\_N0\_GC\_QBC\_70 IO\_L1P\_T0L\_N0\_DBC\_71 H30 IO\_L2N\_T0L\_N3\_71 IO\_L14N\_T2L\_N3\_GC\_70 N33 J29 IO\_L14P\_T2L\_N2\_GC\_70 IO\_L2P\_T0L\_N2\_71 N37 IO\_L15N\_T2L\_N5\_AD11N\_70 \_\_\_\_\_\_ IO\_L3N\_T0L\_N5\_AD15N\_71 THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD N36 IO\_L15P\_T2L\_N4\_AD11P\_70 K30 IO\_L3P\_T0L\_N4\_AD15P\_71 OSCILLATOR, EITHER DIRECTLY OR
THROUGH A SYNTHESIZER. THEY MUST
BE CONNECTED TO A GLOBAL CLOCK M35 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_70 G29 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_71 M34 H29 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_71 IO L16P T2U N6 QBC AD3P 70 F30 IO\_L5N\_T0U\_N9\_AD14N\_71 M37 IO\_L17N\_T2U\_N9\_AD10N\_70 G30 IO\_L5P\_T0U\_N8\_AD14P\_71 lovF1\_TO\_MCU >> O\_L17P\_T2U\_N8\_AD10P\_70 F29 IO\_L6N\_T0U\_N11\_AD6N\_71 IO\_L18N\_T2U\_N11\_AD2N\_70 lovMCU\_TO\_F1 >>-22 F28 IO\_L6P\_T0U\_N10\_AD6P\_71 IO L18P T2U N10 AD2P 70 D29 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_71 IO\_L19N\_T3L\_N1\_DBC\_AD9N\_70 lovF1\_C2C\_OK >> D30 IO\_L8N\_T1L\_N3\_AD5N\_71 V37 IO\_L1N\_T0L\_N1\_DBC\_70 V36 E30 I2C\_SCL\_F1\_GENERIC >> IO\_L1P\_T0L\_N0\_DBC\_70 IO\_L8P\_T1L\_N2\_AD5P\_71 \_\_\_\_\_\_ IO\_L20N\_T3L\_N3\_AD1N\_70 B29 | IO\_L9N\_T1L\_N5\_AD12N\_71 C28 IO\_L9P\_T1L\_N4\_AD12P\_71 J32 IO\_L20P\_T3L\_N2\_AD1P\_70 I2C\_SDA\_F1\_GENERIC >> H28 IO\_T0U\_N12\_VRP\_71 IO\_L21N\_T3L\_N5\_AD8N\_70 VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE. \_\_L37 E28 IO\_T1U\_N12\_71 IO\_L21P\_T3L\_N4\_AD8P\_70 K33 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_70 K32 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_70 FPGA\_VU13P\_A2577 \_\_\_\_\_\_\_ IO\_L23N\_T3U\_N9\_70 K36 IO\_L23P\_T3U\_N8\_70 \_\_\_\_\_\_IO\_L24N\_T3U\_N11\_70 IO\_L24P\_T3U\_N10\_70 \_\_T37 IO\_L2N\_T0L\_N3\_70 \_U37 IO\_L2P\_T0L\_N2\_70 U36 IO\_L3N\_T0L\_N5\_AD15N\_70 V35 IO\_L3P\_T0L\_N4\_AD15P\_70 U35 IO L4N TOU N7 DBC AD7N 70 \_U34 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_70 V34 IO\_L5N\_T0U\_N9\_AD14N\_70 IO\_L5P\_T0U\_N8\_AD14P\_70 U32 IO L6N T0U N11 AD6N 70 V32 IO\_L6P\_T0U\_N10\_AD6P\_70 P35 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_70 R35 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_70 P31 IO\_L8N\_T1L\_N3\_AD5N\_70 R31 IO\_L8P\_T1L\_N2\_AD5P\_70 R37 IO\_L9N\_T1L\_N5\_AD12N\_70 IO\_L9P\_T1L\_N4\_AD12P\_70 GND < R1228240 IO\_T0U\_N12\_VRP\_70 T34 IO\_T1U\_N12\_70 P36 IO\_T2U\_N12\_70 L32 IO\_T3U\_N12\_70 FPGA\_VU13P\_A2577 APOLLO CM W/ DUAL A2577, MK1 5.08: FPGA#1 I/O SLR2 6089-119

5.09: FPGA#1 I/O SLR3 THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P. SITE VU13P VU9P BANK BANK 73 70 74 71 75 72 VCCO\_75 VCCO\_75 VCCO\_75 VCCO\_75 VCCO\_75 VCCO\_75 VCCO\_75 VCCO\_75 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_73 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_74 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_75 N31 J23 T20 VCCO\_73 | J27 VCCO\_73 | M28 VCCO\_73 | R29 VCCO\_73 | T26 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_73 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_74 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_75 M27 P18 IO\_L11N\_T1U\_N9\_GC\_74 IO L11P T1U N8 GC 73 IO\_L11P\_T1U\_N8\_GC\_74 IO\_L11P\_T1U\_N8\_GC\_75 K22 | IO\_L12N\_T1U\_N11\_GC\_74 --\/\/ R1220 IO\_L12N\_T1U\_N11\_GC\_73 IO\_L12N\_T1U\_N11\_GC\_75 VREF 75 K23 IO\_L12P\_T1U\_N10\_GC\_74 L28 R18 IO\_L12P\_T1U\_N10\_GC\_73 1K 0402 IO\_L12P\_T1U\_N10\_GC\_75 1K 0402 0402 L22 M17 nF2F1\_SPARE0 >> nF1F2\_SPARE0 >> O\_L13P\_T2L\_N0\_GC\_QBC\_73 pF1F2\_SPARE0 IO\_L13P\_T2L\_N0\_GC\_QBC\_74 IO\_L13P\_T2L\_N0\_GC\_QBC\_75 nF2F1\_SPARE2 >> nF1F2\_SPARE2 >> IO\_L14N\_T2L\_N3\_GC\_75 IO\_L14N\_T2L\_N3\_GC\_73 IO\_L14N\_T2L\_N3\_GC\_74 N19 IO\_L14P\_T2L\_N2\_GC\_75 M22 pF1F2\_SPARE2 pF2F1\_SPARE2 >> IO\_L14P\_T2L\_N2\_GC\_73 IO\_L14P\_T2L\_N2\_GC\_74 P15 IO\_L15N\_T2L\_N5\_AD11N\_75 P16 IO\_L15P\_T2L\_N4\_AD11P\_75 L19 nF2F1\_SPARE5 nF1F2\_SPARE5 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_73 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_74 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_75 M19 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_75 pF2F1\_SPARE5 >> pF1F2\_SPARE5 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_74 M16 IO\_L17N\_T2U\_N9\_AD10N\_75 IO\_L17N\_T2U\_N9\_AD10N\_74 N16 IO\_L17P\_T2U\_N8\_AD10P\_75 IO\_L17P\_T2U\_N8\_AD10P\_74 IO\_L17P\_T2U\_N8\_AD10P\_73 K25 L17 nF2F1\_SPARE4 IO\_L18N\_T2U\_N11\_AD2N\_73 nF1F2\_SPARE4 >> IO\_L18N\_T2U\_N11\_AD2N\_74 IO\_L18N\_T2U\_N11\_AD2N\_75 L18 IO\_L18P\_T2U\_N10\_AD2P\_75 pF1F2\_SPARE4 pF2F1\_SPARE4 K15 IO\_L19N\_T3L\_N1\_DBC\_AD9N\_75 nF2F1\_SPARE8 nF1F2\_SPARE8 K16 IO\_L19P\_T3L\_N0\_DBC\_AD9P\_75 pF1F2\_SPARE8 T15 IO\_L1N\_T0L\_N1\_DBC\_75 D23 nF1F2\_SPARE9 nF2F1\_SPARE9 >> IO\_L1N\_T0L\_N1\_DBC\_74 U15 IO\_L1P\_T0L\_N0\_DBC\_75 E23 IO\_L1P\_T0L\_N0\_DBC\_74 pF1F2\_SPARE9 >>> pF2F1\_SPARE9 >> E27 R25 IO\_L20N\_T3L\_N3\_AD1N\_74 L15 IO\_L20N\_T3L\_N3\_AD1N\_75 IO\_L20N\_T3L\_N3\_AD1N\_73 M15 IO\_L20P\_T3L\_N2\_AD1P\_75 F1\_LED\_BLUE >> IO\_L20P\_T3L\_N2\_AD1P\_73 IO\_L20P\_T3L\_N2\_AD1P\_74 B26 U22 | IO\_L21N\_T3L\_N5\_AD8N\_74 J15 IO\_L21N\_T3L\_N5\_AD8N\_73 IO\_L21N\_T3L\_N5\_AD8N\_75 U23 | IO\_L21P\_T3L\_N4\_AD8P\_74 C26 J16 IO\_L21P\_T3L\_N4\_AD8P\_75 IO\_L21P\_T3L\_N4\_AD8P\_73 F1\_LED\_RED >>→
22 P24 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_74 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_73 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_75 P25 | IO\_L22P\_T3U\_N6\_DBC\_AD0P\_74 K18 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_75 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_73 F1\_LED\_GREEN >> R22 IO\_L23N\_T3U\_N9\_74 J18 A25 IO\_L23N\_T3U\_N9\_73 IO\_L23N\_T3U\_N9\_75 T22 IO\_L23P\_T3U\_N8\_74 J19 IO\_L23P\_T3U\_N8\_75 B25 IO\_L23P\_T3U\_N8\_73 C27 P23 IO\_L24N\_T3U\_N11\_74 K20 IO\_L24N\_T3U\_N11\_75 IO\_L24N\_T3U\_N11\_73 IO L24P T3U N10 73 IO L24P T3U N10 74 IO\_L24P\_T3U\_N10\_75 B24 V18 nF2F1 SPARE11 >> nF1F2 SPARE11 >> IO\_L2N\_T0L\_N3\_73 IO\_L2N\_T0L\_N3\_74 IO\_L2N\_T0L\_N3\_75 V19 IO\_L2P\_T0L\_N2\_75 C24 pF2F1\_SPARE11 > IO\_L2P\_T0L\_N2\_73 pF1F2\_SPARE11 > U16 | IO\_L3N\_T0L\_N5\_AD15N\_75 nF1F2\_SPARE12 > O\_L3N\_T0L\_N5\_AD15N\_73 A24 IO\_L3P\_T0L\_N4\_AD15P\_74 U17 IO\_L3P\_T0L\_N4\_AD15P\_75 pF2F1\_SPARE12 >> IO\_L3P\_T0L\_N4\_AD15P\_73 pF1F2\_SPARE12 >> V16 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_75 E22 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_74 nF2F1\_SPARE7 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_7 nF1F2\_SPARE7 F22 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_74 V17 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_75 pF2F1\_SPARE7 >> pF1F2\_SPARE7 U19 IO\_L5N\_T0U\_N9\_AD14N\_75 C22 | IO\_L5N\_T0U\_N9\_AD14N\_74 F1F2\_SPARE3 O\_L5N\_T0U\_N9\_AD14N\_73 U20 IO\_L5P\_T0U\_N8\_AD14P\_75 C23 | IO\_L5P\_T0U\_N8\_AD14P\_74 pF2F1\_SPARE3 F1F2\_SPARE3 IO L5P T0U N8 AD14P 73 nF2F1\_SPARE1 >> nF1F2\_SPARE1 IO\_L6N\_T0U\_N11\_AD6N\_73 IO\_L6N\_T0U\_N11\_AD6N\_74 IO\_L6N\_T0U\_N11\_AD6N\_75 W16 IO\_L6P\_T0U\_N10\_AD6P\_75 pF2F1\_SPARE1 >> pF1F2\_SPARE1 R15 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_75 pF1F2\_SPARE10 >> R16 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_75 H24 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_74 pF2F1\_SPARE10 >> T17 IO\_L8N\_T1L\_N3\_AD5N\_75 F23 | IO\_L8N\_T1L\_N3\_AD5N\_74 IO\_L8N\_T1L\_N3\_AD5N\_73 F24 IO\_L8P\_T1L\_N2\_AD5P\_74 T18 IO\_L8P\_T1L\_N2\_AD5P\_75 M29 IO\_L8P\_T1L\_N2\_AD5P\_73 P20 IO\_L9N\_T1L\_N5\_AD12N\_75 N29 nF2F1\_SPARE6 >> IO\_L9N\_T1L\_N5\_AD12N\_73 nF1F2\_SPARE6 R20 IO\_L9P\_T1L\_N4\_AD12P\_75 pF2F1\_SPARE6 >> pF1F2\_SPARE6 >> IO\_L9P\_T1L\_N4\_AD12P\_73 GND < R1229240 0402 T31 GND < R1230240 0402 D24 GND < R1231240 0402 V21 IO\_T0U\_N12\_VRP\_7 R21 H27 IO\_T2U\_N12\_73 M20 IO\_T2U\_N12\_75 \_\_\_\_\_\_IO\_T3U\_N12\_73 P21 IO\_T3U\_N12\_74 \_\_\_\_\_\_IO\_T3U\_N12\_75 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 THE "F2F1\_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. THE "F1F2\_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR. APOLLO CM W/ DUAL A2577, MK1 5.09: FPGA#1 I/O SLR3 THE "\_SPARE0" AND "\_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE **FPGA** 6089-119


## 5.10: FPGA#1 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1\_TEST\_CONN\_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.




#### PIN ASSIGNMENT





|   | 5<br>U202-1 FDCA VIII/2D A2577   | 4   | U202-3 EDCA VIII/2D A2577  | 3 U202-4 EDCA VIJI2D A2577  | U202-5 EDCA VIJA2D A2577   | 6 04. FDC 4#2 CND   |
|---|--|---|--|---|--|---|
|   | A13 GND GND AE16   | U202-2 FPGA_VU13P_A2577<br>AJ49 GND GND AP45<br>AJ5 GND GND GND AP45<br>AJ9 GND GND AP47  | FFGA_VUISF_AZSII   | PFGA_VUISF_A2311  | T2 GND GND GND   | 6.01: FPGA#2 GND  |
|   |  | AJ9 GND GND AP47 AK1 GND GND GND AK10 GND GND AK10 GND GND AK17 GND GND AP51 AK17 GND GND AP71 AP7  | B42 GND GND BG18  B45 GND GND BG21  GND GND GND BG21   | C36 GND GND H38 GND GND H41   | T41 GND GND GND GND  |   |
|   | A31  | AK17 GND GND AP7  AK2 GND GND AR12  AK21 GND GND AR14  AK23 GND GND AR24  AK23 GND GND AR24   | B48 GND GND BG31   | C40 GND   | T5 GND GND GND GND   |   |
|   | A36 GND GND AE30 AE30 AE30 AE30 AE30 AE30 AE34 AE36 AE36 AE36  |   | B5 GND GND BG35 BG36 GND   | C44 GND GND H5  C48 GND GND GND  C49 GND GND GND  C50 GND GND GND  C7 GND GND GND  C8 GND GND GND  C8 GND GND GND  C8 GND GND GND  D1 GND GND GND   | T6 GND GND   |   |
|   | A45 GND GND AE38   | AK29 GND GND AR28 AR31 GND GND AR3  | BA12 GND GND BG40  GND GND GND BG44  | C8 GND GND J14 J22 GND  | U14<br>U18<br>GND<br>GND<br>GND<br>GND<br>GND  |   |
|   | Α/<br>Α9<br>Δ12<br>GND GND AE43<br>GND GND AE43  | AK37 GND GND AR4 AR40 CND CND CND   |  | D16 GND GND J4 J40 GND GND GND GND GND H/3  | U30<br>U30<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND                                   |   |
|   | AA16 GND GND AE49 AA20 GND GND GND AE5   | AK45 GND GND AR47 AK47 AK5 GND GND GND AR48 AR49  | BA4 GND GND BH1 BH11 GND   | D20 GND GND J47 J48 D27 GND GND GND J49   | U43<br>U47<br>GND<br>GND<br>U48<br>GND<br>GND<br>GND                                   |   |
|   | AA22 GND GND AF1   | AK50 GND GND AR5 AK51 GND GND GND AR5 AK7 GND GND AT1   | BA47 GND GND BH16 I  | D31 GND GND J5 J5 J9 GND GND GND K1   | U5<br>U9<br>GND<br>GND   |   |
|   | AA3 GND GND AF17 AF19  | AL12 GND GND AT11 AT21 AL16 GND GND GND GND AT2 AT21 AT21 AT21 AT21 AT21 AT21 AT21  | BA9 GND GND BH21   | D32 GND GND K1  D36 GND GND GND  D37 GND GND K10  D37 GND GND K10  D41 GND GND K14  D41 GND GND K19  D45 GND GND GND K2  D46 GND GND GND K2   | V1 GND GND GND   |   |
|   | AA32<br>AA34<br>AA36<br>AA36<br>AA36<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38<br>AA38   | AL12 GND GND AT21 AL16 GND GND GND AT21 AL18 GND GND GND AT23 AL20 GND GND GND AT25 AL22 GND GND GND AT27 AL24 GND GND GND AT27 AL24 GND GND GND AT28 AL28 GND GND GND AT31 AL28 GND GND GND AT31                           | Y DDO (3NI) (3NI) DUOO Y   | D47 GND GND K38   | V23 GND<br>V25 GND<br>GND<br>GND<br>GND  |   |
|   | AA4 GND GND AF27  AA40 GND GND AF29  AA40 GND GND AF29   | AL24 GND GND AT31 AT38 AL38 GND GND GND AT31 AT38 AT41  | BB23<br>BB33<br>BB38<br>BB38<br>BB38<br>BB39<br>BB42<br>BB45<br>BB45<br>BB45<br>BB45<br>BB45<br>BB45<br>BB45   | D50 GND GND K45  D51 GND GND K47  D6 GND GND K47  | V31  |   |
|   | AA47 GND GND AF33 AF35 CND CND CND CND   | AL30 GND GND AT46 AT47  | BB47 GND GND BH46 BH47 GND   | E12 GND GND K51   | V45<br>V47<br>V5<br>GND<br>GND   |   |
|   | AA5 GND GND AF39  AA9 GND GND GND AF40  AB1 GND GND AF42   | AL36 GND GND GND AT50  AL38 GND GND GND AT51  AL4 GND GND GND AT6   | BB51 GND GND BH50 BH50 BH51 GND GND GND GND GND BH61 GND GND BH6 GND GND GND BH6 GND GND BH7   | E16 GND GND L12 E18 GND GND GND L14 E21 GND GND GND L16 E24 GND GND GND L26 E26 GND GND L26   | V50<br>V51<br>GND<br>GND<br>GND<br>W12<br>GND  |   |
| C | AB10 GND GND GND AF45 AF47 AF75 GND GND GND GND GND GND GND GND AF5  | AL40 GND GND AU13 AL44 GND GND AU14 AL47 GND GND AU18 AL48 GND GND AU18 AU24  | BC14 GND GND BJ17 GND BJ13 GND GND GND BJ16 GND GND BJ16 GND GND BJ17 GND GND BJ17 GND GND BJ17 GND  | F24 GND GND L3  | W12<br>W14<br>W18<br>GND<br>GND<br>W20<br>W20<br>GND                                   |   |
|   | AB19 GND GND AF50 AB21 GND GND GND AF51 AB21 GND GND GND AF51 AB23 GND GND GND AF7   | AL49 GND GND AU26 AU28  |  |   | W24<br>W26<br>GND  |   |
|   | AB23 AB25 AB27 AB27 AB29 AB31 AB31 AB23 GND  | AL8 GND GND AU3  AM1 GND GND AU30  AM11 GND GND AU30  AM15 GND GND AU38  AM15 GND GND GND AU39  AM17 GND GND AU39   | BC38 GND GND BJ2  BC40 GND GND BJ21  BC44 GND GND BJ21  BC47 GND GND BJ22  BC48 GND GND BJ31  BC48 GND GND BJ31  BC48 GND GND BJ31  BC48 GND GND BJ31  BC49 GND GND BJ34   | E4 GND GND L47  | W26 GND<br>W28 GND<br>GND<br>GND<br>GND<br>GND<br>GND                                  |   |
|   | AB31 GND GND AG24 AG26 GND GND GND GND AG26 AG28   | AM17 GND GND AU4 AU43 AM2 GND GND GND AU47  |  | E49 GND GND L8  | W36 GND GND  |   |
| - | AB15 GND GND GND AF47 AB19 GND GND GND AF50 AB21 GND GND GND AF50 AB21 GND GND GND AF51 AB23 GND GND GND AF7 AB23 GND GND GND AF7 AB24 GND GND GND AG12 AB25 GND GND GND AG16 AB27 GND GND GND AG24 AB29 GND GND GND AG24 AB31 GND GND GND AG24 AB33 GND GND GND AG24 AB35 GND GND GND AG36 AB36 GND GND GND AG30 AB37 GND GND GND AG30 AB38 GND GND GND AG30 AB42 GND GND GND AG30 AB45 GND GND GND AG34 AB47 GND GND GND AG36 AB47 GND GND GND AG36 AB50 GND GND GND AG36 AG38 AG38 AG40   | AM11 GND GND AU38 AM39 AU39 AM17 GND GND AU39 AM19 GND GND AU44 AM21 GND GND AU47 AM21 GND GND AU47 AM23 GND GND GND AM23 GND GND AU47 AM25 GND GND AU40 AM27 GND GND AU50 AM27 GND GND AU50 AM27 GND GND AU50 AM27 GND GND | T DD44 (3NI) (3NI) D 142 T   | E9 GND GND M11 M2 GND M23   | W4<br>W40<br>GND<br>GND  |   |
|   | AB38 AB42 AB45 AB45 AB47 AB50 AB50 AB50 AB50 AB50 AB50 AB50 AB50   | AM29 GND GND AV10   | BD27 GND GND BJ48 F<br>BD38 GND GND BJ49 BJ49 BJ49 BJ49 BJ49 BJ49 BJ49 BJ49  | F14 GND GND GND H33 H33 H33 H34 GND   | W48 GND GND GND CND  |   |
|   | AB51<br>AB51<br>AB7<br>AC14<br>AC14<br>AC40<br>AC40<br>AC40<br>AC40<br>AC40<br>AC44<br>AC47  | AM35 GND GND AV2 GND GND AV25   | BD41   GND   GND   BJ9   | F20<br>F21<br>GND GND M47<br>F31 GND GND M50  | W8 GND   |   |
|   | AG44 AC14 AC16 AC16 AC18 AC18 AC18 AC20 AC20 AG47 AG47 AG47 AG48 AG49 AG49 AG49 AG5  | AM41 GND GND AV38 AV42 AV45 AM50 GND GND GND AV47 AM50 GND GND GND AV50 AV50 AV50 AV50 AV50 AV50 AV50 AV50  | BD50 GND GND BK14 GND BD51 GND GND GND BK16 GND GND BK19   | F20 GND GND M50 F31 GND GND M50 F32 GND GND GND M50 F33 GND GND GND GND F36 GND GND GND F38 GND GND GND F38 GND GND GND F38 GND   | Y1 GND   |   |
|   | AC22 GND GND AG8 AG8 AG9 AC24 GND GND GND AH1 AH11 AC28 GND GND AH11 AH11 AC28 GND GND AH12  | AM5 GND GND AV47 AV5 AV50 AV50  | BD46   GND   GND   BJ7   BJ7   GND   BJ9   BJ7   GND   BJ9   BJ7   GND   BJ9   BK14   GND   BK16   GND   BK16   GND   BK16   GND   BK16   GND   BK16   GND   BK16   GND   BK19   GND   BK20   GND   BK20   GND   BK20   GND   BK21   GND   GND   BK21   GND   GND   BK21   GND   GND   BK21   GND   GND   BK31   GND   GND   BK33   GND   GND   BK33   GND   GND   BK33   GND   GND   BK38   GND   GND   BK38   GND   GND   BK38   GND   GND   GND   BK38   GND   GND   GND   GND   BK38   GND   GND | F20   | Y17 GND Y19 GND Y2 GND Y21 GND Y23 GND Y25 GND Y27 GND Y29 GND Y29 GND Y29 GND Y31 GND |   |
| B | AC28 GND GND AH11 AH12 GND AC30 GND GND GND AH17 AH15 GND GND AH17 AH17  | AM61 GND GND AV51  AM6 GND GND GND AV77  AN14 GND GND GND AV77  AN14 GND GND AW14   | BE16 GND GND BK3 GND GND BK31 BE18 GND GND BK31 BE19 GND GND BK33  | F42 GND GND N3 F46 GND GND N30 F47 GND GND N30 F55 GND GND N39 F55 GND GND N4 F51 GND GND GND N4 F61 GND GND GND N4 F7 GND GND GND N4 G12 GND GND GND N4 G13 GND GND GND N5  | Y25 GND<br>GND<br>GND<br>GND<br>GND<br>GND   | E   |
|   | AC32<br>AC32<br>AC34<br>AC34<br>AC36<br>AC36<br>AC38<br>AC36<br>AC30<br>AC30<br>AC31<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30<br>AC30 | AN16 GND GND AW14 AN18 GND GND GND AN20 GND GND AW3 AN21 GND GND AW3 AW32   | BE19 GND GND BK33 BE33 GND GND GND BK44 GND GND BK4  | F50 GND GND N4 F51 GND GND N43 F6 GND GND N47 F7 GND GND N48  | Y33<br>Y35<br>SND<br>SND<br>SND  |   |
|   | AC39<br>AC44<br>AC44<br>AC44<br>AC47<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND   | AN22 GND GND AW32<br>AN26 GND GND AW4<br>AN28 GND GND AW4<br>AN30 GND GND AW40<br>AN31 GND GND AW44   | BE33 GND GND BK42 BE35 GND GND BK42 BE36 GND GND BK46 BE37 GND GND BK46 BE37 GND GND BK47  | G12 GND GND W49 N5 GND  | 738 GND GND GND GND GND  |   |
|   | AC48 GND GND AH35  | AN3 GND GND AW44  AN30 GND GND AW47  AN32 GND GND AW48  CND GND AW48  | BE33   GND   GND   BK4   | F7 GND GND N48 G12 GND GND GND G16 GND GND GND G18 GND GND GND G21 GND GND GND G22 GND GND GND G28 GND GND GND G33 GND GND GND G31 GND GND GND G34 GND GND GND G34 GND GND GND G34 GND GND GND G35 GND GND GND G36 GND GND GND G37 GND GND G37 GND GND G37 GND GND  | Y47 GND<br>Y50 GND<br>GND GND<br>GND GND   | R1121 10K 0603 V_M3V3   |
|   | AC49 GND GND AH37 AC5 GND GND GND AH39 AC8 GND GND GND AH40 AD1 GND GND GND AH41 AD4 GND GND GND AH41  | AN32 GND GND AW48 AN34 GND GND AN36 GND GND AN36 GND GND AN38 GND GND AN40 GND GND AN40 GND GND AN41 GND  | BE40 GND GND BK6  BE47 GND GND BK6  BE48 GND GND BK7  BE48 GND GND BL12  | G31 GND GND GND P27 GND   | GND GND Y6   | √ /F2_INSTALLED 22  |
|   | AD1 GND GND AH41 AH41 AH46 AH46 AD12 GND GND GND AH47 AH46 AH46 AD15 GND GND GND AH47 AH50 GND GND AH50  | AN38 GND GND AW3  AN38 GND GND AW8  AN40 GND GND AY11  AN40 GND GND AY11  AN47 GND GND AY19  AN47 GND GND AY2   | BE49 GND GND BL16 GND BL17 GND BF1 GND GND BL18 GND GND BL18 GND GND BL18 GND GND BL21 GND GND BL21 GND GND BL21 GND GND GND BL21 GND  | G34 GND GND GND GA4 GND GND GA4 GND   | GND  | IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F2_INSTALLED" SIGNAL         |
|   | AD15<br>AD17<br>AD19<br>AD2<br>AD21<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND  | AN43<br>AN47<br>AN48<br>AN48<br>AN49<br>AN49<br>AN5<br>AN5<br>AN5<br>AN5<br>AN5<br>AN5<br>AN5<br>AN5<br>AN5<br>AN5  | BF1 GND GND BL21 BL26 GND GND GND BL31   | G48<br>G49<br>G5<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>GND<br>F50<br>F50<br>F51  |  | WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI. |
|   | AD23 GND GND AJ16  | AN9 AN9 AN9 AN9 AP1 AP10 GND GND GND AY46 AY47 AY5 GND GND GND AY50 AY50  | BF19 GND GND BL34 BL35 GND GND GND BL36 GND GND BL36   | G34   GND   GND   P27   G36   GND   GND   GND   P37   GND   GND   GND   P38   GND   GND |  | ANY FPGA GND PIN CAN BE USED.   |
| A | AD25<br>AD27<br>AD29<br>AD31<br>AD33<br>AD35<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37<br>AD37 | AP15 GND GND AY50 AP17 GND GND AY51 AP19 GND GND AP2 GND GND GND AP2 GND GND GND B10 B10 B14  | BF21 GND GND BL4  BF31 GND GND BL40  BF32 GND GND BL44  BF33 GND GND BL44  BF36 GND GND BL45  BF36 GND GND BL48  BF42 GND GND BL48   | H14 GND GND R24 H15 GND GND R3 H16 GND GND R34 GND GND GND R34  |  |   |
|   | AD35<br>AD37<br>AD39<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40<br>AD40   | AP21 GND GND B10  AP21 GND GND B16  AP23 GND GND B16  AP25 GND GND B19  AP27 GND GND GND B20  | BF36 GND GND BL45 BF42 GND GND BL7 BF45 GND GND GND BL7  | H17<br>GND GND R38<br>H19 GND GND R44<br>H2 GND GND R44   |  |   |
|   | AD41   |   | BF36 GND GND BL48 BL48 BF45 GND GND GND BL7 GND GND BL8 GND GND BL7 GND  | H2  |  | APOLLO CM W/ DUAL A2577, MK1  |
|   | AD35 AD37 AD39 AD39 AD40 AD41 AD41 AD46 AD46 AD47 AD5 AD5 AD5 AD50 AD50 AD50 AD60 AD61 AD61 AD61 AD61 AD61 AD61 AD61 AD61  | AP29 AP31 AP31 AP33 AP35 AP37 AP38 AP38 GND   | BF50 GND GND C18   | H18   |  | 6.01: FPGA#2 GND  |
|   | $\Box$   | <b>♦</b>  | GND GND  | abla  |  | Size Document Number Rev A  |
|   | GND GND  | GND GND   | GŇD GŇD  | GND GND   | 2  | Date: Wednesday, March 24, 2021 Sheet 49 of 82                              |







### 6.04: FPGA#2 CONFIGURATION









6.08: FPGA#2 I/O SLR2 THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P. SITE VU13P VU9P BANK BANK G 67 70 71 VCCO\_71 VCCO\_71 VCCO\_71 VCCO\_71 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_70 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_71 B30 T32 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_70 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_71 P34 A29 ac\_nF2L\_R0\_CLK >> IO\_L11P\_T1U\_N8\_GC\_71 ac\_nF2R\_R0\_CLK >> VREF\_70 W32 C30 VREF\_71 L30 IO L12N T1U N11 GC 70 IO\_L12N\_T1U\_N11\_GC\_71 R32 C29 ac\_pF2R\_R0\_CLK >> IO\_L12P\_T1U\_N10\_GC\_70 IO\_L12P\_T1U\_N10\_GC\_71 M32 ac\_nF2\_OSC\_CLK >> IO\_L13N\_T2L\_N1\_GC\_QBC\_70 ac\_pF2\_OSC\_CLK >> IO\_L13P\_T2L\_N0\_GC\_QBC\_70 IO\_L1P\_T0L\_N0\_DBC\_71 IO\_L2N\_T0L\_N3\_71 IO\_L14N\_T2L\_N3\_GC\_70 J29 N33 IO\_L14P\_T2L\_N2\_GC\_70 IO\_L2P\_T0L\_N2\_71 N37 \_J30 IO\_L15N\_T2L\_N5\_AD11N\_70 THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD N36 IO\_L15P\_T2L\_N4\_AD11P\_70 OSCILLATOR, EITHER DIRECTLY OR THROUGH A SYNTHESIZER. THEY MUST M35 G29 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_70 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_71 BE CONNECTED TO A GLOBAL CLOCK M34 H29 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_70 M37 IO\_L17N\_T2U\_N9\_AD10N\_70 lovF2\_TO\_MCU >>> IO\_L17P\_T2U\_N8\_AD10P\_70 IO\_L5P\_T0U\_N8\_AD14P\_71 L34 F29 IO\_L18N\_T2U\_N11\_AD2N\_70 IO\_L6N\_T0U\_N11\_AD6N\_71 L33 F28 lovMCU\_TO\_F2 >>-22 IO\_L18P\_T2U\_N10\_AD2P\_70 IO\_L6P\_T0U\_N10\_AD6P\_71 D29 D28 lovF2\_C2C\_OK 22 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_71 IO\_L19P\_T3L\_N0\_DBC\_AD9P\_70 V37 D30 IO\_L1N\_T0L\_N1\_DBC\_70 IO\_L8N\_T1L\_N3\_AD5N\_71 V36 E30 I2C\_SCL\_F2\_GENERIC >> IO\_L1P\_T0L\_N0\_DBC\_70 IO\_L8P\_T1L\_N2\_AD5P\_71 B29 IO\_L20N\_T3L\_N3\_AD1N\_70 IO\_L9N\_T1L\_N5\_AD12N\_71 I2C\_SDA\_F2\_GENERIC >>-36 IO\_L20P\_T3L\_N2\_AD1P\_70 IO\_L9P\_T1L\_N4\_AD12P\_71 H28 IO\_T0U\_N12\_VRP\_71 VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE. IO\_L21N\_T3L\_N5\_AD8N\_70 L37 E28 IO\_T1U\_N12\_71 IO\_L21P\_T3L\_N4\_AD8P\_70 K33 K32 FPGA\_VU13P\_A2577 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_70 J36 IO\_L23N\_T3U\_N9\_70 K36 IO\_L23P\_T3U\_N8\_70 IO\_L24N\_T3U\_N11\_70 J34 IO\_L24P\_T3U\_N10\_70 T37 IO\_L2N\_T0L\_N3\_70 U37 IO\_L2P\_T0L\_N2\_70 U36 IO\_L3N\_T0L\_N5\_AD15N\_70 V35 IO\_L3P\_T0L\_N4\_AD15P\_70 U35 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_70 U34 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_70 IO\_L5N\_T0U\_N9\_AD14N\_70 V33 IO\_L5P\_T0U\_N8\_AD14P\_70 U32 IO\_L6N\_T0U\_N11\_AD6N\_70 V32 IO\_L6P\_T0U\_N10\_AD6P\_70 P35 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_70 R35 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_70 P31 IO\_L8N\_T1L\_N3\_AD5N\_70 R31 IO\_L8P\_T1L\_N2\_AD5P\_70 R37 IO\_L9N\_T1L\_N5\_AD12N\_70 IO\_L9P\_T1L\_N4\_AD12P\_70 GND < R1240 240 GND < → W → T35 IO\_T0U\_N12\_VRP\_70 T34 IO\_T1U\_N12\_70 P36 IO\_T2U\_N12\_70 L32 IO\_T3U\_N12\_70 FPGA\_VU13P\_A2577 APOLLO CM W/ DUAL A2577, MK1 6.08: FPGA#2 I/O SLR2 6089-119

6.09: FPGA#2 I/O SLR3 THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P. SITE VU13P VU9P BANK BANK 73 70 74 71 75 72 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_73 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_74 IO\_L10N\_T1U\_N7\_QBC\_AD4N\_75 VCCO\_73 F26 VCCO\_73 I27 N31 J23 T20 VCCO\_73 | J27 VCCO\_73 | M28 VCCO\_73 | R29 VCCO\_73 | T26 VCCO\_75 R19 VCCO\_75 T16 VCCO\_75 V20 VCCO\_75 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_73 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_74 IO\_L10P\_T1U\_N6\_QBC\_AD4P\_75 P18 M27 O\_L11N\_T1U\_N9\_GC\_73 IO\_L11N\_T1U\_N9\_GC\_74 P19 IO L11P T1U N8 GC 73 IO\_L11P\_T1U\_N8\_GC\_74 IO L11P T1U N8 GC 75 K22 | IO\_L12N\_T1U\_N11\_GC\_74 R17 IO\_L12N\_T1U\_N11\_GC\_73 VREF 73 IO\_L12N\_T1U\_N11\_GC\_75 VREF 75 K23 IO\_L12P\_T1U\_N10\_GC\_74 R18 L28 IO\_L12P\_T1U\_N10\_GC\_73 IO\_L12P\_T1U\_N10\_GC\_75 0402 0402 0402 K28 L22 M17 nF1F2\_SPARE0 >> nF2F1\_SPARE0 >> IO\_L13N\_T2L\_N1\_GC\_QBC\_74 pF1F2\_SPARE0 >> IO\_L13P\_T2L\_N0\_GC\_QBC\_73 pF2F1\_SPARE0 IO\_L13P\_T2L\_N0\_GC\_QBC\_74 IO\_L13P\_T2L\_N0\_GC\_QBC\_75 nF1F2\_SPARE2 >> nF2F1\_SPARE2 >> IO\_L14N\_T2L\_N3\_GC\_73 IO\_L14N\_T2L\_N3\_GC\_74 IO\_L14N\_T2L\_N3\_GC\_75 M26 M22 N19 pF1F2\_SPARE2 >>-IO\_L14P\_T2L\_N2\_GC\_73 pF2F1\_SPARE2 >> IO\_L14P\_T2L\_N2\_GC\_74 IO\_L14P\_T2L\_N2\_GC\_75 P15 IO\_L15P\_T2L\_N4\_AD11P\_73 IO\_L15P\_T2L\_N4\_AD11P\_75 L19 nF1F2\_SPARE5 nF2F1\_SPARE5 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_73 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_74 IO\_L16N\_T2U\_N7\_QBC\_AD3N\_75 N24 M19 pF1F2\_SPARE5 >> pF2F1\_SPARE5 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_73 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_74 IO\_L16P\_T2U\_N6\_QBC\_AD3P\_75 M16 IO\_L17N\_T2U\_N9\_AD10N\_73 IO\_L17N\_T2U\_N9\_AD10N\_74 IO\_L17P\_T2U\_N8\_AD10P\_74 IO\_L17P\_T2U\_N8\_AD10P\_75 IO\_L17P\_T2U\_N8\_AD10P\_73 K25 \_L17 nF1F2\_SPARE4 IO\_L18N\_T2U\_N11\_AD2N\_73 nF2F1\_SPARE4 IO\_L18N\_T2U\_N11\_AD2N\_74 IO\_L18N\_T2U\_N11\_AD2N\_75 L18 pF1F2\_SPARE4 pF2F1\_SPARE4 IO\_L18P\_T2U\_N10\_AD2P\_75 nF1F2\_SPARE8 nF2F1\_SPARE8 pF1F2\_SPARE8 >> pF2F1\_SPARE8 IO\_L19P\_T3L\_N0\_DBC\_AD9P\_75 IO\_L19P\_T3L\_N0\_DBC\_AD9P\_74 D23 T15 nF2F1\_SPARE9 nF1F2\_SPARE9 >> IO\_L1N\_T0L\_N1\_DBC\_74 IO\_L1N\_T0L\_N1\_DBC\_75 E23 IO\_L1P\_T0L\_N0\_DBC\_74 U15 pF1F2\_SPARE9 >> pF2F1\_SPARE9 >> IO\_L1P\_T0L\_N0\_DBC\_75 E27 R25 IO\_L20N\_T3L\_N3\_AD1N\_74 L15 IO\_L20N\_T3L\_N3\_AD1N\_73 IO\_L20N\_T3L\_N3\_AD1N\_75 F2\_LED\_BLUE >> IO\_L20P\_T3L\_N2\_AD1P\_73 IO\_L20P\_T3L\_N2\_AD1P\_74 IO\_L20P\_T3L\_N2\_AD1P\_75 B26 U22 IO\_L21N\_T3L\_N5\_AD8N\_74 J15 IO\_L21N\_T3L\_N5\_AD8N\_73 IO\_L21N\_T3L\_N5\_AD8N\_75 C26 U23 J16 IO\_L21P\_T3L\_N4\_AD8P\_73 F2\_LED\_RED >> 22 IO\_L21P\_T3L\_N4\_AD8P\_74 IO\_L21P\_T3L\_N4\_AD8P\_75 K17 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_73 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_74 IO\_L22N\_T3U\_N7\_DBC\_AD0N\_75 P25 | IO\_L22P\_T3U\_N6\_DBC\_AD0P\_74 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_73 IO\_L22P\_T3U\_N6\_DBC\_AD0P\_75 F2\_LED\_GREEN >> R22 IO\_L23N\_T3U\_N9\_74 A25 J18 IO\_L23N\_T3U\_N9\_73 IO\_L23N\_T3U\_N9\_75 T22 IO\_L23P\_T3U\_N8\_74 B25 J19 IO\_L23P\_T3U\_N8\_73 IO\_L23P\_T3U\_N8\_75 P23 IO\_L24N\_T3U\_N11\_74 C27 K20 IO\_L24N\_T3U\_N11\_73 IO\_L24N\_T3U\_N11\_75 L20 IO L24P T3U N10 73 IO L24P T3U N10 74 IO L24P T3U N10 75 T29 B24 V18 nF1F2\_SPARE11 >> nF2F1\_SPARE11 >> IO\_L2N\_T0L\_N3\_73 IO\_L2N\_T0L\_N3\_74 IO\_L2N\_T0L\_N3\_75 T28 C24 V19 pF1F2\_SPARE11 IO\_L2P\_T0L\_N2\_73 pF2F1\_SPARE11 > IO\_L2P\_T0L\_N2\_74 IO\_L2P\_T0L\_N2\_75 A23 | IO\_L3N\_T0L\_N5\_AD15N\_74 nF1F2\_SPARE12 >> nF2F1\_SPARE12 >> O\_L3N\_T0L\_N5\_AD15N\_73 IO\_L3N\_T0L\_N5\_AD15N\_75 U17 IO\_L3P\_T0L\_N4\_AD15P\_75 pF1F2\_SPARE12 >> IO\_L3P\_T0L\_N4\_AD15P\_73 pF2F1\_SPARE12 >> IO\_L3P\_T0L\_N4\_AD15P\_74 E22 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_74 V16 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_75 nF1F2\_SPARE7 IO\_L4N\_T0U\_N7\_DBC\_AD7N\_73 nF2F1\_SPARE7 F22 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_74 V17 IO\_L4P\_T0U\_N6\_DBC\_AD7P\_75 pF1F2\_SPARE7 >> pF2F1\_SPARE7 C22 | IO\_L5N\_T0U\_N9\_AD14N\_74 U19 IO\_L5N\_T0U\_N9\_AD14N\_75 nF1F2\_SPARE3 nF2F1\_SPARE3 O\_L5N\_T0U\_N9\_AD14N\_73 C23 U20 pF1F2\_SPARE3 >> pF2F1\_SPARE3 IO\_L5P\_T0U\_N8\_AD14P\_74 IO\_L5P\_T0U\_N8\_AD14P\_75 IO L5P T0U N8 AD14P 73 nF2F1\_SPARE1 V15 nF1F2\_SPARE1 >> IO\_L6N\_T0U\_N11\_AD6N\_73 IO\_L6N\_T0U\_N11\_AD6N\_74 IO\_L6N\_T0U\_N11\_AD6N\_75 W16 pF1F2\_SPARE1 >> pF2F1\_SPARE1 IO\_L6P\_T0U\_N10\_AD6P\_74 IO\_L6P\_T0U\_N10\_AD6P\_75 nF1F2\_SPARE10 >> nF2F1\_SPARE10 >> IO\_L7N\_T1L\_N1\_QBC\_AD13N\_74 IO\_L7N\_T1L\_N1\_QBC\_AD13N\_75 pF1F2\_SPARE10 >> H24 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_74 R16 IO\_L7P\_T1L\_N0\_QBC\_AD13P\_75 pF2F1\_SPARE10 >>-F23 | IO\_L8N\_T1L\_N3\_AD5N\_74 T17 M30 IO\_L8N\_T1L\_N3\_AD5N\_73 IO\_L8N\_T1L\_N3\_AD5N\_75 T18 IO\_L8P\_T1L\_N2\_AD5P\_75 F24 IO\_L8P\_T1L\_N2\_AD5P\_74 M29 IO\_L8P\_T1L\_N2\_AD5P\_73 P20 IO\_L9N\_T1L\_N5\_AD12N\_75 N29 G22 nF1F2\_SPARE6 >> IO\_L9N\_T1L\_N5\_AD12N\_73 nF2F1\_SPARE6 pF1F2\_SPARE6 >>> R20 pF2F1\_SPARE6 >> IO\_L9P\_T1L\_N4\_AD12P\_75 IO\_L9P\_T1L\_N4\_AD12P\_73 R1241240 0402 T31 GND 4 240 0402 D24 GND < R1242240 0402 V21 IO\_T0U\_N12\_VRP\_73 R21 H27 IO\_T2U\_N12\_73 N23 IO\_T2U\_N12\_74 M20 IO\_T2U\_N12\_75 \_\_\_\_\_\_IO\_T3U\_N12\_73 P21 IO\_T3U\_N12\_74 J20 IO\_T3U\_N12\_75 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 THE "F2F1\_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. THE "F1F2\_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR. APOLLO CM W/ DUAL A2577, MK1 THE "\_SPARE0" AND "\_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE 6.09: FPGA#2 I/O SLR3 FPGA 6089-119


## 6.10 FPGA#2 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2\_TEST\_CONN\_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



#### PIN ASSIGNMENT





7.01: FPGA#1 SM C2C ON QUAD L THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET. UNUSED CLOCK INPUTS ARE LEFT OPEN. THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


APOLLO CM W/ DUAL A2577, MK1


7.01: FPGA#1 SM C2C ON QUAD L


6089-119

















# 7.09: FPGA#1 UNUSED QUADS K, P, W, AA


|            | P GTY QUAD 224               |                     | M GTY QUAD 235               |              | W GTY QUAD 131               |                     | AA GTY QUAD                  | 135 |
|------------|------------------------------|---------------------|------------------------------|--------------|------------------------------|---------------------|------------------------------|-----|
| AT13       | MGTREFCLK0P_224              | × J11               | MGTREFCLK0P_235              | × U41        | MGTREFCLK0P_131              | × J41               | MGTREFCLK0P_135              |     |
| AT12       | MGTREFCLK0N_224              | × J10               | MGTREFCLK0N_235              | × U42        | MGTREFCLK0N_131              | × J42               | MGTREFCLK0N_135              |     |
| AR11       | MGTREFCLK1P_224              | × H13               | MGTREFCLK1P_235              | × T39        | MGTREFCLK1P_131              | × H39               | MGTREFCLK1P_135              |     |
| AR10       | MGTREFCLK1N_224              | × H12               | MGTREFCLK1N_235              | × T40        | MGTREFCLK1N_131              | × H40               | MGTREFCLK1N_135              |     |
|            |                              |                     |                              |              |                              |                     |                              |     |
| BA2        | MGTYRXP0_224                 | × D18               | MGTYRXP0_235                 | × N50        | MGTYRXP0_131                 | × D34               | MGTYRXP0_135                 |     |
| BA1        | MGTYRXN0_224                 | × D17               | MGTYRXN0_235                 | × N51        | MGTYRXN0_131                 | × D35               | MGTYRXN0_135                 |     |
| BA7        | MGTYTXP0_224                 | D13                 | MGTYTXP0_235                 | ×N45         | MGTYTXP0_131                 | × D39               | MGTYTXP0_135                 |     |
| BA6        | MGTYTXN0_224                 | X D12               | MGTYTXN0_235                 | ×N46         | MGTYTXN0_131                 | × D40               | MGTYTXN0_135                 |     |
| AY4        | MGTYRXP1_224                 | × E20               | MGTYRXP1_235                 | ×M48         | MGTYRXP1_131                 | × E32               | MGTYRXP1_135                 |     |
| AY3        | MGTYRXN1_224                 | × E19               | MGTYRXN1_235                 | ×M49         | MGTYRXN1_131                 | × E33               | MGTYRXN1_135                 |     |
| AY9<br>AY8 | MGTYTXP1_224<br>MGTYTXN1_224 | × E15<br>× E14<br>× | MGTYTXP1_235<br>MGTYTXN1_235 | ×M43<br>×M44 | MGTYTXP1_131<br>MGTYTXN1_131 | × E37<br>× E38<br>× | MGTYTXP1_135<br>MGTYTXN1_135 |     |
| AW2        | MGTYRXP2_224                 | × F18               | MGTYRXP2_235                 | × L50        | MGTYRXP2_131                 | × F34               | MGTYRXP2_135                 |     |
| AW1        | MGTYRXN2_224                 | × F17               | MGTYRXN2_235                 | × L51        | MGTYRXN2_131                 | × F35               | MGTYRXN2_135                 |     |
| AW7        | MGTYTXP2_224                 | × F13               | MGTYTXP2_235                 | × L45        | MGTYTXP2_131                 | × F39               | MGTYTXP2_135                 |     |
| AW6        | MGTYTXN2_224                 | × F12               | MGTYTXN2_235                 | × L46        | MGTYTXN2_131                 | × F40               | MGTYTXN2_135                 |     |
| AV4        | MGTYRXP3_224                 | × G20               | MGTYRXP3_235                 | × K48        | MGTYRXP3_131                 | × G32               | MGTYRXP3_135                 |     |
| AV3        | MGTYRXN3_224                 | × G19               | MGTYRXN3_235                 | × K49        | MGTYRXN3_131                 | × G33               | MGTYRXN3_135                 |     |
| AV9        | MGTYTXP3_224                 | × G15               | MGTYTXP3_235                 | × K43        | MGTYTXP3_131                 | × G37               | MGTYTXP3_135                 |     |
| AV8        | MGTYTXN3_224                 | × G14               | MGTYTXN3_235                 | × K44        | MGTYTXN3_131                 | ★ G38               | MGTYTXN3_135                 |     |
|            | FPGA_VU13P_A2577             | I                   | FPGA_VU13P_A2577             |              | FPGA_VU13P_A2577             | I                   | FPGA_VU13P_A2577             |     |


8.01: FPGA#2 SM C2C ON QUAD L THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET. UNUSED CLOCK INPUTS ARE LEFT OPEN. THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


APOLLO CM W/ DUAL A2577, MK1


8.01: FPGA#2 SM C2C ON QUAD L
Size | Document Number


6089-119


















|            | U202-50<br>GTY QUAD 231                |                         | U202-54<br>K GTY QUAD 235                    |                     | W GTY QUAD 131                           |                     | U202-38 GTY QUAD 135                   |
|------------|--|-------------------------|--|---------------------|--|---------------------|--|
| U11<br>U10 | MGTREFCLK0P_231<br>MGTREFCLK0N_231     | × J11<br>× J10          | MGTREFCLK0P_235<br>MGTREFCLK0N_235           | × U41<br>× U42<br>× | MGTREFCLK0P_131<br>MGTREFCLK0N_131       | × J41<br>× J42<br>× | MGTREFCLK0P_135<br>MGTREFCLK0N_135     |
|            | MGTREFCLK1P_231<br>MGTREFCLK1N_231     | × H13<br>× H12<br>×     | MGTREFCLK1P_235<br>MGTREFCLK1N_235           | × T39<br>× T40      | MGTREFCLK1P_131 MGTREFCLK1N_131          | × H39<br>× H40      | MGTREFCLK1P_135<br>MGTREFCLK1N_135     |
| N2<br>N1   | MGTYRXP0_231                           | × D18<br>× D17          | MGTYRXP0_235                                 | × N50<br>× N51      | - MGTYRXP0_131                           | × D34               | · MGTYRXP0_135                         |
| N7<br>N6   | MGTYRXN0_231 MGTYTXP0_231 MGTYTXN0_231 | × D13<br>× D12<br>× D12 | MGTYRXN0_235<br>MGTYTXP0_235<br>MGTYTXN0_235 | × N45<br>× N46      | MGTYRXN0_131  MGTYTXP0_131  MGTYTXN0_131 | × D39<br>× D40      | MGTYRXN0_135 MGTYTXP0_135 MGTYTXN0_135 |
|            | MGTYRXP1_231<br>MGTYRXN1_231           | × E20<br>× E19          | MGTYRXP1_235<br>MGTYRXN1_235                 | ×M48<br>×M49        | MGTYRXP1_131<br>MGTYRXN1_131             | × E32<br>× E33      | MGTYRXP1_135<br>MGTYRXN1_135           |
| M9<br>M8   | MGTYTXP1_231<br>MGTYTXN1_231           | × E15<br>× E14<br>× F18 | MGTYTXP1_235<br>MGTYTXN1_235                 | ×M43<br>×M44        | MGTYTXP1_131<br>MGTYTXN1_131             | E37<br>E38<br>× F34 | MGTYTXP1_135<br>MGTYTXN1_135           |
| L1<br>L7   | MGTYRXP2_231<br>MGTYRXN2_231           | X F17                   | MGTYRXP2_235<br>MGTYRXN2_235                 | × L50<br>× L51      | MGTYRXP2_131<br>MGTYRXN2_131             | × F35               | MGTYRXP2_135<br>MGTYRXN2_135           |
| L6         | MGTYTXP2_231<br>MGTYTXN2_231           | × F13<br>× F12          | MGTYTXP2_235<br>MGTYTXN2_235                 | × L45<br>× L46      | MGTYTXP2_131<br>MGTYTXN2_131             | × F39<br>× F40      | MGTYTXP2_135<br>MGTYTXN2_135           |
|            | MGTYRXP3_231<br>MGTYRXN3_231           | XG20<br>XG19<br>X       | MGTYRXP3_235<br>MGTYRXN3_235                 | × K48<br>× K49      | MGTYRXP3_131<br>MGTYRXN3_131             | × G32<br>× G33      | MGTYRXP3_135<br>MGTYRXN3_135           |
| K9<br>K8   | MGTYTXP3_231<br>MGTYTXN3_231           | × G15<br>× G14<br>× G14 | MGTYTXP3_235<br>MGTYTXN3_235                 | × K43<br>× K44      | MGTYTXP3_131<br>MGTYTXN3_131             | × G37<br>★ G38<br>× | MGTYTXP3_135<br>MGTYTXN3_135           |
| F          | PGA_VU13P_A2577                        | 1                       | FPGA_VU13P_A2577                             |                     | FPGA_VU13P_A2577                         |                     | FPGA_VU13P_A2577                       |
|            |  |                         |  |                     |  |                     |  |
|            |  |                         |  |                     |  |                     |  |
|            |  |                         |  |                     |  |                     |  |
|            |  |                         |  |                     |  |                     |  |
|            |  |                         |  |                     |  |                     |  |

8.09: FPGA#2 UNUSED QUADS G, K, W, AA

9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H UNUSED CLOCK INPUTS ARE LEFT OPEN. FPGA#1 FPGA#2 THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET. THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET. U202-53 GTY QUAD 234 GTY QUAD 221 N REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD. THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. X L10 MGTREFCLK0P\_234 MGTREFCLK0N\_234 BB13 BB12 MGTREFCLK0P\_221 MGTREFCLK0N\_221 THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK. MGTREFCLK1P\_221 BA11 MGTREFCLK1N\_221 BA10 XK13 MGTREFCLK1P\_234 MGTREFCLK1N\_234 A6 A5 MGTYRXP0\_234 MGTYRXN0\_234 MGTYRXP0\_221 MGTYRXN0\_221 C1804 0.1 UF 04 402 0.1 UF C1806 pF1\_M\_RECV1 nF1\_M\_RECV1 C1807 0.1 UF 04 0402 0.1 UF C1808 pF2\_J\_RECV1 nF2\_J\_RECV1 pF1\_M\_XMIT1 nF1\_M\_XMIT1 C1809 0.1 UF 0402 0402 0.1 UF C1810 pF1\_M\_RECV2 nF1\_M\_RECV2 B18 MGTYRXP2\_234 MGTYRXN2\_234 MGTYRXP2\_221 MGTYRXN2\_221 C1811 0.1 UF 04 0402 0.1 UF C1812 MGTYTXP2\_221 MGTYTXN2\_221 C1813 0.1 UF 0402 0402 0.1 UF C1814 MGTYRXP3\_234 MGTYRXN3\_234 MGTYRXP3\_221 MGTYRXN3\_221 C1815 0.1 UF 04 0402 0.1 UF C1816 pF2\_J\_RECV3 nF2\_J\_RECV3 C15 MGTYTXP3\_234 MGTYTXN3\_234 MGTYTXP3\_221 MGTYTXN3\_221 C1817 0.1 UF 0402 0402 0.1 UF C1818 0402 0.1 UF C1819 FPGA\_VU13P\_A257 FPGA\_VU13P\_A2577 U202-52 GTY QUAD 233 GTY QUAD 222 **N** - dac\_pF1R\_R0\_N ac\_pF2R\_R0\_I ac\_nF2R\_R0\_I ac\_pF1R\_R1\_N ac\_pF2R\_R1\_I M13 MGTREFCLK1P\_233 MGTREFCLK1N\_233 ac\_nF2R\_R1\_I 21 MGTYRXP0 222 MGTYRXP0\_233 MGTYRXN0\_233 C1820 0.1 UF 04 0402 0.1 UF C1822 C1821 0.1 UF 0402 D3 MGTYRXP1\_233 MGTYRXP1 222 C1823 0.1 UF 04 0402 0.1 UF C1824 pF2\_I\_RECV1 nF2\_I\_RECV1 C1825 0.1 UF 0402 402 0.1 UF C1826 pF1\_N\_RECV2 nF1\_N\_RECV2 pF2\_I\_XMIT2 pF2\_I\_RECV2 nF2\_I\_RECV2 E6 MGTYRXP2\_233 MGTYRXN2\_233 MGTYRXP2\_222 MGTYRXN2\_222 C1827 0.1 UF 04 0402 0.1 UF pF2\_I\_RECV2 nF2\_I\_RECV2 pF1\_N\_XMIT2 nF1\_N\_XMIT2 C1829 0.1 UF 0402 402 0.1 UF pF1\_N\_RECV3 nF1\_N\_RECV3 pF2\_I\_XMIT3 nF2\_I\_XMIT3 pF2\_I\_RECV3 nF2\_I\_RECV3 MGTYTXP3\_222 MGTYTXN3\_222 C1833 0.1 UF 0402 402 0.1 UF C1834 0402 0.1 UF C1835 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 GTY QUAD 232 GTY QUAD 223 MGTREFCLK0P\_223 AV12 MGTREFCLK0N\_223 XR10 XR10 MGTREFCLK0P\_232 MGTREFCLK0N\_232 MGTREFCLK1P\_223 AU10 MGTREFCLK1N\_223 AU10 XP12 MGTREFCLK1P\_232 MGTREFCLK1N\_232 pF2 H RECV0 nF1\_O\_XMIT( pF1\_O\_RECV1 nF1\_O\_RECV1 pF2\_H\_XMIT1 nF2\_H\_XMIT1 pF2\_H\_RECV1 nF2\_H\_RECV1 C1839 0.1 UF 04 0402 0.1 UF C1840 pF1\_O\_XMIT1 nF1\_O\_XMIT1 pF2\_H\_XMIT1 nF2\_H\_XMIT1 MGTYTXP1\_232 MGTYTXN1\_232 C1841 0.1 UF 0402 402 0.1 UF C1842 pF2\_H\_XMIT2 nF2\_H\_XMIT2 pF2\_H\_RECV2 nF2\_H\_RECV2 MGTYRXP2\_223 MGTYRXN2 223 C1843 0.1 UF 04 0402 0.1 UF C1844 MGTYTXP2 223 MGTYTXP2 232 C1845 0.1 UF 0402 402 0.1 UF C1846 MGTYRXP3\_232 MGTYRXN3\_232 MGTYRXP3\_223 MGTYRXN3\_223 C1847 0.1 UF 04 0402 0.1 UF C1848 pF2\_H\_RECV3 nF2\_H\_RECV3 F9 MGTYTXP3\_232 MGTYTXN3\_232 MGTYTXP3\_223 MGTYTXN3\_223 C1849 0.1 UF 0402 402 0.1 UF C1850 FPGA\_VU13P\_A2577 FPGA\_VU13P\_A2577 APOLLO CM W/ DUAL A2577, MK1 9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H 6089-119 Thursday, March 18, 20:



#### 9.05: F1 QUAD G TO F2 QUAD P

#### FPGA#1

| U201-50 | GTY QUAD 231 | G | Warper | Garage |

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

#### UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.

F1\_G\_RECV0
F1\_G\_RECV0
F1\_G\_RECV0


C2012 0.1 UF 0402
F1\_G\_RECV1
F1\_G\_RECV1
F1\_G\_RECV1
C2015 0.1 UF 0402
F1\_G\_RECV1
C2017 0.1 UF 0402
F1\_G\_RECV2
F1\_G\_RECV2
F1\_G\_RECV2
C2019 0.1 UF 0402
C2021 0.1 UF 0402
F1\_G\_RECV2
C2021 0.1 UF 0402

C2023 0.1 UF 04

C2025 0.1 UF 0402

|                            |             | _     |                            |
|----------------------------|-------------|-------|----------------------------|
| pF1_G_XMIT0                |             |       | pF2_P_RECV0                |
| nF1_G_XMIT0                | 0402 0.1 UF | C2014 | nF2_P_RECV0                |
|                            | 0402 0.1 UF | C2016 |                            |
| pF1_G_XMIT1                |             |       | pF2_P_RECV1                |
| nF1_G_XMIT1                | 0402 0.1 UF | C2018 | nF2_P_RECV1                |
|                            | 0402 0.1 UF | C2020 |                            |
| E4 0 V44/E0                |             |       | 50 B B50V0                 |
| pF1_G_XMIT2<br>nF1_G_XMIT2 | 0402 0.1 UF | C2022 | pF2_P_RECV2<br>nF2_P_RECV2 |
|                            |             | L     | =2: 2: === :=              |
|                            | 0402 0.1 UF | C2024 |                            |
| pF1_G_XMIT3                |             |       | pF2_P_RECV3                |
| nF1_G_XMIT3                | 0402 0.1 UF | C2026 | nF2_P_RECV3                |
| -                          |             |       |                            |
|                            | 0402 0.1 UF | C2027 |                            |

FPGA#2



EDCA VIIIAND ANEZ

FPGA\_VU13P\_A2577

