THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT) 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY) 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:


- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with "PG" are "Power Good" signals from power modules.
- 5) Signal names starting with "EN" are "Enable" signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

TO DO:

APC	DLLO CM W/ DUAL A	2577, M	IK1			
Title 1	.01: NOTES					
Size	Document Number 6089-119					Rev B
Date:	Tuesday, January 25, 2022	Sheet	1	of	84	•


1.02: BLOCK DIAGRAM


Cornell Apollo CMv2





- Each FPGA can directly access up to 52 FireFly channels on the left quads (120-134). The 3 12-lane FireFly transmitters can be powered by 3.8V or 3.3V.
- 52 GTY links are provided between the FPGA sites on the right quads (220-234). These are AC-coupled for Dual-FPGA builds. They are DC-coupled for Single-FPGA builds that use a jumper module on the secondary site. This can provide the primary FPGA with up to 104 FireFly links.
- Other I/O:
 - 2 GTY links for chip-to-chip (or PCI) from each FPGA to the Zynq on the SM (Service Module).
 - 1 GTY link for TCDS from each FPGA to the SM
 - 3 GTY links for various TCDS support modes (Zyng endpoint, FPGA#1 endpoint, between FPGAs in same/different TCDS quad)
 - 6 LVDS pairs between the FPGA sites.
 - 5 LVDS pairs plus 2 single-ended wires from each FPGA site to front panel HDMI-style connectors. For diagnostics or unforeseen I/O needs.
 - 4 LVDS pairs plus 2 single-ended wires from each FPGA site to a 20-pin 1-mm pitch header on the bottom side of the board.
- The MCU and the FPGAs have independent JTAG chains. The FPGA JTAG chain can be accessed from the SM or from the front panel. The MCU JTAG only has front panel access. The MCU code can be changed from an SM serial port. Rev 38, 25 Jan 2022

APOLLO CM W/ DUAL A2577, MK1 1.02: BLOCK DIAGRAM Rev B 6089-119











Apollo CM Dual A2577: Six Off-the-shelf Interposer connections

This diagram shows interposer locations and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board because they are not used for FireFly connections in this design.



The blue arrows show that the jumper board connects FPGA#2 site signals from the quad 126 pins to the quad 226 pins. The signals are routed on the main PCB to connect to the quad 230 pins on FPGA#1.




Rev 38, 25 Jan 2022 9

APOLLO CM W/ DUAL A2577, MK1
Title
1.07: SIX 10X20 INTERPOSERS


Document Number 6089-119

9-119




1.09: ON-BOARD OSCILLATOR CLOCKS


Apollo CM Dual A2577: Utility Clock / Reference Clock 0 (R0) Distribution



THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR

SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.






Rev 38, 25 Jan 2022


APOLLO CM W/ DUAL A2577, MK1

1.09: ON-BOARD OSCILLATOR CLOCKS 6089-119

12


Rev B






1.12: MCU I/O AND INTERNALS

Apollo CM Dual A2577: MCU Connections and Internal Resources







THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIE OR AXI-CZC. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM

FPGA#2 SIGNALS

FPGA#1 AND BACKPLANE CLOCK SIGNALS







ROW 1-1 (PIN 1) ROW 2-1 (PIN 2) ROW 2-13 (PIN 25) ROW 2-13 (PIN 26) THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.


APOLLO CM W/ DUAL A2577, MK1
Title
2.02: SM HIGH SPEED CONNECTORS
Size Document Number Rev B


2.02: SM HIGH SPEED CONNECTORS








2.05: UTILITY CLOCK R135 100 0402 THE POLARITY IS SWAPPED TO SIMPLIFY BOARD LAYOUT. SI53340 bc_nUTIL ac_nUTIL Q0 9 bc_pUTIL_0 R112 DNP 0603 ac_pF2_XTAL_200 CLK0 V_1V8 **<**− C191 0.1 UF 0402 C236 0.1 UF 0402 F2 LOGIC bc_nUTIL_0 bc_pUTIL OE1 CLK+ /CLK0 /Q0 R110 DNP 0603 R109 DNP 0603 C192 0.1 UF 0402 C235 0.1 UF 0402 OE2 CLK-11 bc_pUTIL_1 ——≪ ac_pF1R_R0_L 25 VDD CLK1 C234 0.1 UF 0402 F1 QUAD L GND bc_nUTIL_1 -≪ ac_nF1R_R0_L /CLK1 V_1V8 SI510_200P0000 C233 0.1 UF 0402 THIS OSCILLATOR HAS A STANDARD VALUE OF 200.0000 MHZ AND AN LVDS OUTPUT. INITIAL P/N 510BBA200M000AAG bc_pUTIL_2 —≪ ac_pF2R_R0_L 25 NC8 C926 0.1 UF C232 0.1 UF 0402 F2 QUAD L bc_nUTIL_2 0402 THE LAST "A" IN "BBA" INDICATES THAT THE OUTPUT ENABLE IS ON PIN 1 AND IS ACTIVE-HI. THE DEVICE CLK_SEL --≪ ac_nF2R_R0_L 25 C231 0.1 UF 0402 THE "CLK_SEL" PIN HAS AN INTERNAL PULL-DOWN RESISTOR. CLAIMS TO HAVE AN INTERNAL PULLUP ON PIN 1. bc_pUTIL_3 RESISTOR PADS ARE PROVIDED IN CASE SOMETHING → ac_pF1_XTAL_200 DIFFERENT IS NEEDED. C230 0.1 UF 0402 bc_nUTIL_3 --≪ ac_nF1_XTAL_200 47 C229 0.1 UF 0402 THESE CLOCKS DRIVE THE FPGA QUADS USED **--**⊳V_1V8 VDD FOR UTILITY FUNCTIONS, LIKE THE C2C LINK TO THE SM. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC. GND 17_ PAD C875 1 UF 0402 10v APOLLO CM W/ DUAL A2577, MK1 2.05: UTILITY CLOCK Document Number Rev B 6089-119


















2.13: C2C_AND_TCDS_QUADS THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE GTY QUAD 120 ac_pF1L_R0_AB ZYNQ ON THE SM IS THE TCDS ENDPOINT. MGTREFCLK0P_120 MGTREFCLK0N_120 ac_nF1L_R0_AB ac_pF1R_R1_L THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. BC41 MGTREFCLK1P_120 MGTREFCLK1N_120 GTY QUAD 220 ac_nF1R_R1_L **>>** ac_nF1L_R1_AB 22 FPGA#1 BD13 MGTREFCLK0P_220 MGTREFCLK0N_220 pMGT_SM_TO_F1_1 >>-BC11 MGTREFCLK1P_220 MGTREFCLK1N_220 THE "AB" QUADS ARE DEDICATED TO TCDS pCON1_TCDS_IN >> MGTYRXP0_120 nMGT_SM_TO_F1_1 SIGNALS. THE "L" QUADS CONTAIN BOTH nCON1_TCDS_IN >> MGTYRXN0 120 FPGA#1 TCDS AND C2C FUNCTIONS. TCDS AND C2C pCON1_TCDS_OUT >> BH39 MGTYTXP0_120 MGTYTXN0_120 pMGT_F1_TO_SM_1 NETS COME FROM THE SERVICE BOARD HIGH nCON1_TCDS_OUT >>nMGT_F1_TO_SM_1 >> BG20 BG19 MGTYRXP0_220 MGTYRXN0_220 BF34 MGTYRXP1_120 MGTYRXN1_120 SPEED CONNECTORS pMGT_SM_TO_F1_2 >> BF39 MGTYTXP1_120 MGTYTXN1_120 BH13 MGTYTXP0_220 MGTYTXN0_220 nMGT_SM_TO_F1_2 >> 14 BF18 MGTYRXP1_220 MGTYRXN1_220 pTCDS_FROM_ZYNQ_A nTCDS_FROM_ZYNQ_A BJ32 MGTYRXP2_120 MGTYRXN2_120 pMGT_F1_TO_SM_2 >> BJ37 MGTYTXP2_120 MGTYTXN2_120 BF13 MGTYTXP1_220 MGTYTXN1_220 nMGT_F1_TO_SM_2 BJ20 MGTYRXP2_220 MGTYRXN2_220 BH34 MGTYRXP3_120 MGTYRXN3_120 BJ15 MGTYTXP2_220 MGTYTXN2_220 MGTYTXN3 120 pF1_TCDS_CROSS_RECV_B nF1_TCDS_CROSS_RECV_B BH18 MGTYRXP3_220 MGTYRXN3_220 0.1 U 0.1 L FPGA VU13P A2577 BG15 BG14 MGTYTXP3_220 MGTYTXN3_220 FPGA_VU13P_A2577 0.1 UF 0402 0.1 UF 0402 0.1 UF 0402 GTY QUAD 120 ac_pF2L_R0_AB 21 pCON2_TCDS_MIXED_IN >>-MGTREFCLK0P_120 MGTREFCLK0N_120 ac_nF2L_R0_AB nCON2_TCDS_MIXED_IN >> BC41 MGTREFCLK1P_120 MGTREFCLK1N_120 ac_pF2R_R0_L ac_nF2R_R0_L 17 FPGA#2 CAP JUMPER DP3T ac_pF2R_R1_L GTY QUAD 220 MGTYRXP0_120 MGTYRXN0 120 MGTREFCLK0P_220 MGTREFCLK0N_220 MGTYTXP0_120 MGTYTXN0_120 pMGT_SM_TO_F2_1 >> BC11 MGTREFCLK1P_220 pCON2_TCDS_MIXED_OUT >>-BF34 MGTYRXP1_120 MGTYRXN1_120 nMGT_SM_TO_F2_1 >> MGTREFCLK1N_220 nCON2_TCDS_MIXED_OUT >> FPGA#2 BF39 MGTYTXP1_120 MGTYTXN1_120 pMGT_F2_TO_SM_1 > nMGT_F2_TO_SM_1 >>14 BJ32 MGTYRXP2_120 MGTYRXN2_120 BG20 MGTYRXP0_220 MGTYRXN0_220 pMGT_SM_TO_F2_2 >> BH13 MGTYTXP0_220 MGTYTXN0_220 BJ37 MGTYTXP2_120 MGTYTXN2_120 BH34 MGTYRXP3_120 MGTYRXN3_120 BF18 MGTYRXP1_220 MGTYRXN1_220 pMGT_F2_TO_SM_2 BG37 MGTYTXP3_120 MGTYTXN3 120 nMGT_F2_TO_SM_2 >> BF13 MGTYTXP1_220 MGTYTXN1_220 BJ20 BJ19 MGTYRXP2_220 MGTYRXN2_220 THESE ARE NOT MECHANICAL SWITCHES. THEY ARE A COLLECTION OF PADS THAT ALLOW JUMPERS TO FPGA_VU13P_A2577 ROUTE SIGNALS IN THE DESIRED DIRECTION. BJ15 MGTYTXP2_220 MGTYTXN2_220 THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM. BH18 MGTYRXP3_220 MGTYRXN3_220 pF2_TCDS_CROSS_XMIT_B nF2_TCDS_CROSS_XMIT_B BG15 MGTYTXP3_220 MGTYTXN3_220 THE "SWITCHES" ARE SHOWN IN THE "DOWN" POSITION. IN THE "UP" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS AND THE LOCALLY REPEATED TCDS SIGNALS ARE ALL LOCATED IN THE SAME GTY QUAD (120). "TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_A" CONNECTION ON CHANNEL 3. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA_VU13P_A2577 "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_A" CONNECTION ON CHANNEL 3. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_A" CONNECTION ON CHANNEL 2 FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. IN THE "MIDDLE" POSITION, THE SM IS THE TCDS ENDPOINT. EACH FPGA HAS ITS OWN CONNECTION TO THE SM. NO CROSS CONNECTIONS BETWEEN THE TWO FPGAS ARE USED "TTC-TYPE" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS RECEIVED BY FPGA#2 USING THE "CON2_TCDS_MIXED_IN / CON2_TCDS_IN" CONNECTION ON CHANNEL 0 "TTS-TYPE" RESPONSE DATA FROM FPGA#1 IS SENT TO THE SM USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS SENT TO THE SM USING THE "CON2_TCDS_OUT / CONN2_TCDS_MIXED_OUT" CONNECTION ON CHANNEL 0. THE SM MERGES THE "TTS" RESPONSE DATA FROM THE TWO FPGAS. IN THE "DOWN" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS ARE CONNECTED TO GTY QUAD 120. RELAYING THE
"TTC-TYPE" DATA TO FPGA#2 AND THE SM IS DONE IN A DIFFERENT GTY QUAD, QUAD 220. THE "TTS-TYPE" RESPONSE DATA FROM FPGA#2 AND THE SM IS RECEIVED IN QUAD 220.
IT IS COMBINED WITH "TTS-TYPE" DATA FROM FPGA#1 AND SENT TO THE ATCA BACKPLANE FROM QUAD 120. APOLLO CM W/ DUAL A2577, MK1 "TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_B" CONNECTION ON CHANNEL 3 OF QUAD 220. 2.13: C2C AND TCDS QUADS "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0 OF QUAD 120. 6089-119 В



GENERAL NOTES:

V M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR

R = 14.81 * (6.81 / ((6.81 * Ven) - 18.16)) A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE


NOTE 4 OUTPUT SETPOINT RESISTOR


R = 1.182 / (VOUT - 0.591)FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)


NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.


THE LD006C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.


APOLLO CM W/ DUAL A2577, MK1 3.01: POWER MANAGEMENT M3V3 Document Number В 6089-119



















































5	4	THESE BANKS ARE NUMBERED THE THEY ARE IN SLR#0 FOR THE VU13F	E SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE T P AND SLR#0 FOR THE VU9P.	не same. 5.06 FPGA#1 I/O SLR0
		SITE VU13P VU9P BANK BANK D 61 61 E 62 62 F 63 63		
BE20	U75-14	. GG GG	U75-15	U75-16 BC36 AT36 _ N / 4//0
	IO_L10N_T1U_N7_QBC_AD4N_61	BH2	IO_LIGN_ITO_IV_QBC_AD4IV_02 VCCC_02 BA31 I	BC36 IO_L10N_T1U_N7_QBC_AD4N_63 VCCO_63 AU33 VCCO_63 AW37 VCCO_63 BC35 BD32 VCCO_63 BC35
BF22	IO L11N T1U N9 GC 61 VCCO 61 BG23 T	_BF2	28 IO_L11N_T1U_N9_GC_62 VCCO_62 BF26 VCCO_62 PH30 VCCO_62	BB35 IO_L11N_T1U_N9_GC_63
BE22	IO_L11P_T1U_N8_GC_61	BF2	VCCO_62 BJ27 O_L11P_T1U_N8_GC_62 VCCO_62 BJ27	BA35 IO_L11P_T1U_N8_GC_63 VCCO_63
BE23	IO_L12N_T1U_N11_GC_61	' AND "VRP" RESISTORS BEZ I/O BANKS.	27 IO_L12N_T1U_N11_GC_62	BB34 IO_L12N_T1U_N11_GC_63
BD23	IO_L12P_T1U_N10_GC_61	<u>BE2</u>		IO_L12P_T1U_N10_GC_63 OMIT "VREF" AND
BD24	IO_L13N_T2L_N1_GC_QBC_61	<u>BD2</u>	IO_L13N_T2L_N1_GC_QBC_62	AW36 O_L12P_11U_N10_GC_53 "VRP" RESISTORS ON UNUSED I/O BANKS.
BD25	IO_L13P_T2L_N0_GC_QBC_61	BC2	00_10_122_10_00_400_02	AW35 10_L13P_T2L_N0_GC_QBC_63
BC23	- IO_L14N_T2L_N3_GC_61	50	10_L141_12L_1\3_GC_02	AY35 IO_L14N_T2L_N3_GC_63
BB25	IO_L14P_T2L_N2_GC_61 IO_L15N_T2L_N5_AD11N_61	pF1_TEST_CONN_0 >>	IO_L14F_12L_14Z_GO_02	AY35 IO_L14P_T2L_N2_GC_63
	10_L15N_T2L_N5_AD11N_61 10_L15P_T2L_N4_AD11P_61		10_E1011_12E_110_101111_02	O_L15N_T2L_N5_AD11N_63 AV36 IO_L15P_T2L_N4_AD11P_63
DD00	10_L15P_12L_N4_AD11P_61 10_L16N_T2U_N7_QBC_AD3N_61	BC2	10_E13F_12E_144_ADTIF_02	AV33 IO_L16N_T2U_N7_QBC_AD3N_63
	IO_L16P_T2U_N6_QBC_AD3P_61	BB2	10_L1014_120_147_QBC_AD314_02	AV32 IO_L16P_T2U_N6_QBC_AD3P_63
BA24	IO_L17N_T2U_N9_AD10N_61	<u>BC3</u>		AW34 IO_L17N_T2U_N9_AD10N_63
BA25	IO_L17P_T2U_N8_AD10P_61	<u>BB3</u>	31 IO_L17P_T2U_N8_AD10P_62	AW33 IO_L17P_T2U_N8_AD10P_63
BC22	IO_L18N_T2U_N11_AD2N_61	<u>BC2</u>	10_L18N_T2U_N11_AD2N_62	AV34 IO_L18N_T2U_N11_AD2N_63
BB22	IO_L18P_T2U_N10_AD2P_61		10_L18P_T2U_N10_AD2P_62	AU34 IO_L18P_T2U_N10_AD2P_63
	IO_L19N_T3L_N1_DBC_AD9N_61	pF1_TEST_CONN_5 >> BA2	10_L13N_T3L_N1_DBC_AD3N_02	AU37 IO_L19N_T3L_N1_DBC_AD9N_63
- I	10_L19P_13L_N0_DBC_AD9P_61	50 BA2 nF1_TEST_CONN_6 >> 50 BJ2	10_L19P_13L_N0_DBC_AD9P_62	AU36 IO_L19P_T3L_N0_DBC_AD9P_63
BL24	IO_L1N_T0L_N1_DBC_61 IO_L1P_T0L_N0_DBC_61	<u> </u>	00_211_102_11_250_02	BE31 IO_L1N_T0L_N1_DBC_63 IO_L1P_T0L_N0_DBC_63
	IO_L1P_T0L_N0_DBC_61 IO_L20N_T3L_N3_AD1N_61	AY2	10_E11_10E_140_BB0_02	IO_L1P_T0L_N0_DBC_63 AU32
11/04		AW2	10_22017_102_102_10111_02	AT32 IO_L20P_T3L_N2_ADIN_63
BA23	IO_L21N_T3L_N5_AD8N_61	nF1_TEST_CONN_4 >> BA3		AR37 IO_L21N_T3L_N5_AD8N_63
AY23	IO_L21P_T3L_N4_AD8P_61	50 PF1_TEST_CONN_4 AYS		AR36 IO_L21P_T3L_N4_AD8P_63
<u>BA27</u>	IO_L22N_T3U_N7_DBC_AD0N_61	50 nF1_TEST_CONN_3 >>AV3	10_L22N_130_N7_DBC_AD0N_62	AT34 IO_L22N_T3U_N7_DBC_AD0N_63
AY27	IO_L22P_T3U_N6_DBC_AD0P_61	pF1_TEST_CONN_3 >> AU3	10_L22P_130_N6_DBC_AD0P_62	AT33 IO_L22P_T3U_N6_DBC_AD0P_63
	10_L23N_13U_N9_61	50 AW2 50 AW2	10_L23N_13U_N9_62	AT35 IO_L23N_T3U_N9_63
AV26	10_L23F_130_N6_61	50 pF1_TEST_CONN_2	10_L23P_13U_N0_02	AR35 AR24 IO_L23P_T3U_N8_63
	10_L24N_130_N11_61	50 AMAGE	10_L24N_13U_N11_62	AR33 IO_L24N_T3U_N11_63
BL22	- IO_L24P_T3U_N10_61 - IO_L2N_T0L_N3_61	p. 1_1201_001111_1 //	11 IO_L24P_T3U_N10_62 28 IO_L2N_T0L_N3_62	AR33 IO_L24P_T3U_N10_63 IO_L2N_T0L_N3_63 IO_L2N_T0L_N3_65 IO_L2N_T0L_N3_65 IO_L2N_T0L_N3_65 IO_L2N_T0L_N3_65 IO_L2N_T0L_N3_65 IO_L
BK22		BL2	10_L2N_10L_N3_62 10_L2P_T0L_N2_62	BB32 IO_L2P_T0L_N2_63
BJ24	IO_L3N_T0L_N5_AD15N_61	_BJ3	30 IO_L3N_T0L_N5_AD15N_62	BA32 IO_L3N_T0L_N5_AD15N_63
<u>BJ25</u>	IO_L3P_T0L_N4_AD15P_61	<u>BJ2</u>	29 IO_L3P_T0L_N4_AD15P_62	AY32 IO_L3P_T0L_N4_AD15P_63
BK23	IO_L4N_T0U_N7_DBC_AD7N_61	<u>BK2</u>	10_L4N_T0U_N7_DBC_AD7N_62	BA33 IO_L4N_T0U_N7_DBC_AD7N_63
BJ23	IO_L4P_T0U_N6_DBC_AD7P_61	BKZ	27 IO_L4P_T0U_N6_DBC_AD7P_62	AY33 IO_L4P_T0U_N6_DBC_AD7P_63
BL25	IO_L5N_T0U_N9_AD14N_61	THIS IS THE 40 MHZ RECOVERED TCDS CLOCK. USING BANK 62 KEEPS THIS	30IO_L5N_T0U_N9_AD14N_62	BD33 IO_L5N_T0U_N9_AD14N_63
BK25	- IO_L5P_T0U_N8_AD14P_61		30 IO_L5P_T0U_N8_AD14P_62	BC33 IO_L5P_T0U_N8_AD14P_63
BH23 BH24		bc_nF1_TCDS_RECOV_CLK >>	10_L0N_100_N11_AD0N_02	BD34 IO_L6N_T0U_N11_AD6N_63
BG24	IO_L6P_T0U_N10_AD6P_61 IO_L7N_T1L_N1_QBC_AD13N_61	bc_pF1_TCDS_RECOV_CLK	10_L6F_100_N10_AD6F_62	BC34 IO_L6P_T0U_N10_AD6P_63 IO_L7N_T1L_N1_QBC_AD13N_63
BG25	10_L7N_T1L_N1_QBC_AD13N_61 10_L7P_T1L_N0_QBC_AD13P_61	58 pF2F1_SPARE2 >> BG2	O_L/N_11L_N1_QBC_AD13N_62	IO_L7N_T1L_N1_QBC_AD13N_63 BD35
BG22	IO_L8N_T1L_N3_AD5N_61	58 nF2F1_SPARE1 >> BG3	10_E// _11E_140_4B0_AD13/ _02	BD37 IO_L8N_T1L_N3_AD5N_63
BF23	IO_L8P_T1L_N2_AD5P_61	58 pF2F1_SPARE1 >> BF2	29 IO_L8P_T1L_N2_AD5P_62	BC37 IO_L8P_T1L_N2_AD5P_63
BF24	IO_L9N_T1L_N5_AD12N_61	58 nF2F1_SPARE0 >> BH2	10_L9N_T1L_N5_AD12N_62	BB37 IO_L9N_T1L_N5_AD12N_63
BF25	IO LOP T11 NA AD12P 61	pE2E1 SPAREO SPAREO	29 IO_L9P_T1L_N4_AD12P_62	OMIT IN OFFI AND BA37 IO_L9P_T1L_N4_AD12P_63
OMIT "VREF" AND "VRP" RESISTORSBH22	IO_T0U_N12_VRP_61	58 GND<1 R317 240 0402 BL2		"VRP" RESISTORS ON BD31 IO TOU N12 VRP 63
BE25	- IO_T1U_N12_61	<u>BF3</u>	30 IO_T1U_N12_62	AT37 IO_T1U_N12_63
AY25	IO_T2U_N12_61	AW3	10_120_112_02	AU35 AT37 IO_T2U_N12_63 IO_T3U_N12_63
,,,,,,	U_13U_N12_61		IO_T3U_N12_62	IO_13U_N12_63
A	FPGA_VU13P_A2577		FPGA_VU13P_A2577	FPGA_VU13P_A2577 A
				APOLLO CM W/ DUAL A2577, MK1
				5.06 FPGA#1 I/O SLR0
				Size Document Number Rev
5	4		3 2	6089-119 B Date: Wednesday, January 05, 2022 Sheet 46 of 84



5.08: FPGA#1 I/O SLR2 THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P. SITE VU13P VU9P BANK BANK THE TRI-COLOR LED IS CONNECTED TO DIFFERENT PINS ON EACH FPGA, IN ORDER TO SIMPLIFY LAYOUT. G 70 67 71 68 T33 IO_L10N_T1U_N7_QBC_AD4N_70 VCCO_70 VCCO_70 VCCO_70 VCCO_70 P32 V_1V8 V_1V8 IO_L10N_T1U_N7_QBC_AD4N_71 VCCO_71 B30 IO_L10P_T1U_N6_QBC_AD4P_71 IO_L10P_T1U_N6_QBC_AD4P_70 VCCO 70 A29 ac_nF1L_X12_R0_CLK >> F1_LED_GREEN >> ac_pF1L_X12_R0_CLK >> F1_LED_RED >> nF1F2_SPARE2 VREF_71 R32 56 pF1F2_SPARE2 IO L12P T1U N10 GC 70 ac_nF1L_X4_R0_CLK >> ac_pF1L_X4_R0_CLK H30 IO_L2N_T0L_N3_71 IO_L14N_T2L_N3_GC_70 N33 J29 IO_L14P_T2L_N2_GC_70 IO_L2P_T0L_N2_71 N37 IO_L15N_T2L_N5_AD11N_70 J30 IO_L3N_T0L_N5_AD15N_71 THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD OSCILLATOR, EITHER DIRECTLY OR M35 IO_L16N_T2U_N7_QBC_AD3N_70 G29 IO_L4N_T0U_N7_DBC_AD7N_71 THROUGH A SYNTHESIZER. THEY MUST BE CONNECTED TO A GLOBAL CLOCK H29 IO_L4P_T0U_N6_DBC_AD7P_71 M34 IO L16P T2U N6 QBC AD3P 70 F30 IO_L5N_T0U_N9_AD14N_71 lovF1_TO_MCU G30 IO_L5P_T0U_N8_AD14P_71 F29 IO_L6N_T0U_N11_AD6N_71 IO L18N T2U N11 AD2N 70 lovMCU_TO_F1 >>> F28 IO_L6P_T0U_N10_AD6P_71 IO_L18P_T2U_N10_AD2P_70 nF1F2_SPARE1 nF1F2_SPARE0 IO_L1N_T0L_N1_DBC_70 V36 E30 I2C_SCL_F1_GENERIC >> pF1F2_SPARE0 IO_L1P_T0L_N0_DBC_70 IO_L8P_T1L_N2_AD5P_71 B29 IO_L9N_T1L_N5_AD12N_71 C28 IO_L9P_T1L_N4_AD12P_71 J32 IO_L20P_T3L_N2_AD1P_70 I2C_SDA_F1_GENERIC >> H28 IO_T0U_N12_VRP_71 K37 | IO_L21N_T3L_N5_AD8N_70 VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE. PIN B29 IS PULLED HIGH ON FPGA#1 AND IS TIED TO GND ON FPGA#2. IT ALLOWS THE FIRMWARE TO KNOW WHICH FPGA IT L37 | IO_L21P_T3L_N4_AD8P_70 E28 IO_T1U_N12_71 K33 | IO_L22N_T3U_N7_DBC_AD0N_70 IS RUNNING IN. K32 IO_L22P_T3U_N6_DBC_AD0P_70 FPGA_VU13P_A2577 THE "F2F1 SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. K36 IO_L23P_T3U_N8_70 THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. J35 IO_L24N_T3U_N11_70 THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN J34 IO_L24P_T3U_N10_70 THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR. T37 IO_L2N_T0L_N3_70 THE "SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA U37 IO_L2P_T0L_N2_70 V35 IO_L3P_T0L_N4_AD15P_70 __U35 IO L4N TOU N7 DBC AD7N 70 IO_L4P_T0U_N6_DBC_AD7P_70 V33 U32 IO L6N T0U N11 AD6N 70 V32 IO_L6P_T0U_N10_AD6P_70 P31 IO_L8N_T1L_N3_AD5N_70 R31 IO_L8P_T1L_N2_AD5P_70 IO_L9N_T1L_N5_AD12N_70 R36 IO_L9P_T1L_N4_AD12P_70 T35 IO_T0U_N12_VRP_70 T34 IO_T1U_N12_70 P36 IO_T2U_N12_70 L32 IO_T3U_N12_70 FPGA VU13P A2577 APOLLO CM W/ DUAL A2577, MK1 5.08: FPGA#1 I/O SLR2 6089-119




5.10: FPGA#1 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT





APOLLO CM W/ DUAL A2577, MK1


Title

5.10: FPGA#1 TEST CONNECTOR

Size | Document Number | Rev | |
6089-119 | B








6.04: FPGA#2 CONFIGURATION QUAD SPI CONFIG FLASH V_1V8 V_1V8 MUST BE TIED TO "VCCINT" OR "GND". U77-10 V_F2_INT **<**─ DO NOT CONNECT TO "VCCO_0". CONNECT TO "GND" FOR STANDARD BANK 0 R399 0. 0402 C801 CONFIGURATION BITSTREAM LENGTHS VU9P 641,272,864 VU13P 906,547,008 POR DELAY. GND**⊲**— POR_OVERRIDE VCCO_0 AG13 R126 4.7K 0603 0805 6.3V R113 R114 VCCO_0 2.2K 0603 4.7K 0603 Ŭ GND U72 DQ0 R301 ₀ 0402 D00_MOSI_0 DNU_3 | 3 P14 THIS PIN MUST BE TIED TO "GND". **RSVDGND** D01_DIN_0 DQ1 DNU 5 DNU_6 CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING R303 DNP 0402 DNU_11 | 11 | X | 12 | X | 13 | X | 14 | X | 15 D02_0 DQ2 CONFIGURATION. THE PULLUPS ARE ABOUT D03_0 DQ3 15K AT 1.8 VOLTS. IF A PULLDOWN IS AM14 GND**∢**— **--**⊳V_1V8 REQUIRED, IT MUST BE SMALLER THAN 4K TO PUDC_B_0 RDWR_FCS_B_ VCC DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS AD13 16 CLK CCLK_0 C909 0.1 UF PIN MUST NOT FLOAT. R300 1K 0402 MT25QU01 V_1V8 **<**─ 0402 V14 AK14 Ů GND M2_0 PROGRAM_B_0 0603 4.7K R479 —|>V 1V8 R380 DNP 0402 F2_CFG_DONE V_1V8 **<**─ DONE_0 0603 4.7K R483 Y14 0603 4.7K R401 M1_0 INIT_B_0 M[2:0] MODE Master serial R387 ₀ 0402 001 Master SPI Master BPI R391 DNP 0402 100 Master SelectMAP — → GND THIS DESIGN DOES NOT USE ENCRYPTION, SO "VBATT" CAN BE TIED TO "GND" AB14 GND<₁-JTAG only 101 Q12 FET_N_1.8V 110 Slave SelectMAP Slave Serial PULLUPS/PULLDOWNS ON THE FPGA_VU13P_A2577 **BOOT MODE CONFIGURATION** INPUTS MUST BE 1K OR LESS. 0603 4.7K R412 **---**V_1V8 WHEN "FPGA_CFG_FROM_FLASH" IS ASSERTED (HIGH), THE FPGA WILL BE ABLE TO BOOT FROM THE FLASH Q17 MEMORY. WHEN IT IS NEGATED (LOW), FET_N_1.8V F2_CFG_START >> THE FPGA WILL ONLY BE ABLE TO BOOT FROM JTAG. FET_N_1.8V FPGA_CFG_FROM_FLASH >>-GND < R405 4.7K 0603 THE FPGA CAN BE REPROGRAMMED BY PULSING "F2_CFG_START" FROM THE MCU.

APOLLO CM W/ DUAL A2577, MK1

Title
6.04: FPGA#2 CONFIGURATION

Size Document Number
6089-119
Bate: Wednesday, January 05, 2022 Sheet 54 of 84


4 3




6.06 FPGA#2 I/O SLR0 THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P. SITE VU13P VU9P BANK BANK 61 61 Ε 62 62 63 63 VCCO_62 BC36 IO_L10N_T1U_N7_QBC_AD4N_63 IO_L10N_T1U_N7_QBC_AD4N_62 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 IO L10N T1U N7 QBC AD4N 61 BE21 BH26 BB36 | IO_L10P_T1U_N6_QBC_AD4P_63 IO L10P T1U N6 QBC AD4P 61 IO_L10P_T1U_N6_QBC_AD4P_62 BF28 IO_L11N_T1U_N9_GC_62 BB35 | IO_L11N_T1U_N9_GC_63 IO_L11N_T1U_N9_GC_61 BF27 | IO_L11P_T1U_N8_GC_62 BA35 | IO_L11P_T1U_N8_GC_63 IO_L11P_T1U_N8_GC_61 AV23 OMIT "VREF" AND
"VRP" RESISTORS ON
UNUSED I/O BANKS. BE23 | IO_L12N_T1U_N11_GC_61 BE27 | IO_L12N_T1U_N11_GC_62 BB34 | IO_L12N_T1U_N11_GC_63 R456 1K 0402 VREF_62 VREF 6 BE26 IO_L12P_T1U_N10_GC_62 BA34 IO_L12P_T1U_N10_GC_63 BD23 OMIT "VREF" AND IO_L12P_T1U_N10_GC_61 "VRP" RESISTORS ON UNUSED I/O BANKS. BD29 IO_L13N_T2L_N1_GC_QBC_62 AW36 IO_L13N_T2L_N1_GC_QBC_63 BD24 | IO_L13N_T2L_N1_GC_QBC_61 BC28 IO_L13P_T2L_N0_GC_QBC_62 AW35 IO_L13P_T2L_N0_GC_QBC_63 BD25 IO_L13P_T2L_N0_GC_QBC_61 AY36 IO_L14N_T2L_N3_GC_63 BC23 IO_L14N_T2L_N3_GC_61 BE28 IO_L14N_T2L_N3_GC_62 nF2_TEST_CONN_0 >> AY35 IO_L14P_T2L_N2_GC_63 BC24 IO_L14P_T2L_N2_GC_61 pF2_TEST_CONN_0 >> BD28 IO_L14P_T2L_N2_GC_62 BB25 IO_L15N_T2L_N5_AD11N_61 BE30 IO_L15N_T2L_N5_AD11N_62 AV37 IO_L15N_T2L_N5_AD11N_63 BD30 IO_L15P_T2L_N4_AD11P_62 AV36 IO_L15P_T2L_N4_AD11P_63 AV33 IO_L16N_T2U_N7_QBC_AD3N_63 IO_L16N_T2U_N7_QBC_AD3N_61 IO_L16N_T2U_N7_QBC_AD3N_62 AV32 | IO_L16P_T2U_N6_QBC_AD3P_63 IO_L16P_T2U_N6_QBC_AD3P_62 IO_L16P_T2U_N6_QBC_AD3P_61 BC31 | IO_L17N_T2U_N9_AD10N_62 AW34 IO_L17N_T2U_N9_AD10N_63 IO_L17N_T2U_N9_AD10N_61 BA25 BB31 | IO_L17P_T2U_N8_AD10P_62 AW33 IO_L17P_T2U_N8_AD10P_63 IO_L17P_T2U_N8_AD10P_61 BC22 BC29 IO_L18N_T2U_N11_AD2N_62 AV34 | IO_L18N_T2U_N11_AD2N_63 IO_L18N_T2U_N11_AD2N_61 BB29 | IO_L18P_T2U_N10_AD2P_62 AU34 | IO_L18P_T2U_N10_AD2P_63 IO_L18P_T2U_N10_AD2P_61 AW24 IO_L19N_T3L_N1_DBC_AD9N_61 BA29 IO_L19N_T3L_N1_DBC_AD9N_62 AU37 IO_L19N_T3L_N1_DBC_AD9N_63 F2_TEST_CONN_5 >> BA28 IO_L19P_T3L_N0_DBC_AD9P_62 AU36 IO_L19P_T3L_N0_DBC_AD9P_63 AW25 IO_L19P_T3L_N0_DBC_AD9P_61 F2_TEST_CONN_6 >> BE32 IO_L1N_T0L_N1_DBC_63 BL23 IO_L1N_T0L_N1_DBC_61 BJ28 IO_L1N_T0L_N1_DBC_62 BH28 IO_L1P_T0L_N0_DBC_62 BE31 IO_L1P_T0L_N0_DBC_63 BL24 IO_L1P_T0L_N0_DBC_61 AW23 IO_L20N_T3L_N3_AD1N_61 AY28 IO_L20N_T3L_N3_AD1N_62 AU32 | IO_L20N_T3L_N3_AD1N_63 AV24 IO_L20P_T3L_N2_AD1P_61 AW28 IO_L20P_T3L_N2_AD1P_62 AT32 IO_L20P_T3L_N2_AD1P_63 AR37 | IO_L21N_T3L_N5_AD8N_63 BA23 BA30 IO_L21N_T3L_N5_AD8N_61 nF2_TEST_CONN_4 >> IO_L21N_T3L_N5_AD8N_62 AY23 | IO_L21P_T3L_N4_AD8P_61 AY30 IO L21P_T3L_N4_AD8P_62 AR36 IO_L21P_T3L_N4_AD8P_63 pF2 TEST CONN 4 BA27 IO_L22N_T3U_N7_DBC_AD0N_61 AV31 IO_L22N_T3U_N7_DBC_AD0N_62 AT34 IO_L22N_T3U_N7_DBC_AD0N_63 nF2_TEST_CONN_3 >> AY27 IO_L22P_T3U_N6_DBC_AD0P_61 AU31 | IO_L22P_T3U_N6_DBC_AD0P_62 AT33 IO_L22P_T3U_N6_DBC_AD0P_63 pF2_TEST_CONN_3 >> AW29 IO_L23N_T3U_N9_62 AT35 IO_L23N_T3U_N9_63 AY26 IO_L23N_T3U_N9_61 nF2_TEST_CONN_2 >> AV29 IO_L23P_T3U_N8_62 AR35 IO_L23P_T3U_N8_63 AW26 IO_L23P_T3U_N8_61 pF2 TEST CONN 2 > AY31 IO_L24N_T3U_N11_62 AR34 IO_L24N_T3U_N11_63 AV26 IO_L24N_T3U_N11_61 nF2_TEST_CONN_1 >> AV27 IO_L24P_T3U_N10_61 AW31 AR33 IO_L24P_T3U_N10_63 pF2_TEST_CONN_1 >> IO L24P T3U N10 62 BL28 IO_L2N_T0L_N3_62 BC32 IO_L2N_T0L_N3_63 BL22 THE TRI-COLOR LED IS CONNECTED. F2_LED_GREEN >> TO DIFFERENT DIVIS ON FACULTS OF THE TRIBLE OF THE T IO L2N T0L N3 61 BL27 IO_L2P_T0L_N2_62 BK22 IO_L2P_T0L_N2_61 TO DIFFERENT PINS ON EACH FPGA, F2_LED_BLUE >>IN ORDER TO SIMPLIFY LAYOUT. 24 BB32 IO_L2P_T0L_N2_63 BJ24 IO_L3N_T0L_N5_AD15N_61 BJ30 IO_L3N_T0L_N5_AD15N_62 BA32 IO_L3N_T0L_N5_AD15N_63 BJ29 IO_L3P_T0L_N4_AD15P_62 AY32 IO_L3P_T0L_N4_AD15P_63 BJ25 IO_L3P_T0L_N4_AD15P_61 BK28 IO_L4N_T0U_N7_DBC_AD7N_62 BA33 IO_L4N_T0U_N7_DBC_AD7N_63 IO_L4N_T0U_N7_DBC_AD7N_61 AY33 IO_L4P_T0U_N6_DBC_AD7P_63 BJ23 IO_L4P_T0U_N6_DBC_AD7P_61 BK27 IO_L4P_T0U_N6_DBC_AD7P_62 BL25 IO_L5N_T0U_N9_AD14N_61 BL30 IO_L5N_T0U_N9_AD14N_62 BD33 | IO_L5N_T0U_N9_AD14N_63 F2_LED_RED >> BK25 IO_L5P_T0U_N8_AD14P_61 BK30 | IO_L5P_T0U_N8_AD14P_62 BC33 | IO_L5P_T0U_N8_AD14P_63 TH40 MHZ RECOVERED TCDS CLOCK USES PIN<mark>8</mark>K26 BK26 AND BJ26 ON FPGA#1. THE CLOCK FROM FPGA#2 IS NOT USED ANYWHERE, BUT THE PIN<mark>8</mark>J26 IO_L6N_T0U_N11_AD6N_62 BD34 IO_L6N_T0U_N11_AD6N_63 BH23 IO_L6N_T0U_N11_AD6N_61 BC34 IO_L6P_T0U_N10_AD6P_63 BH24 IO_L6P_T0U_N10_AD6P_61 BG24 IO_L7N_T1L_N1_QBC_AD13N_61 BG27 IO_L7N_T1L_N1_QBC_AD13N_62 BD36 IO_L7N_T1L_N1_QBC_AD13N_63 BG25 | IO_L7P_T1L_N0_QBC_AD13P_61 i8 pF1F2_SPARE2 BD35 IO_L7P_T1L_N0_QBC_AD13P_63 BG26 IO_L7P_T1L_N0_QBC_AD13P_62 BG22 IO_L8N_T1L_N3_AD5N_61 BG30 IO_L8N_T1L_N3_AD5N_62 BD37 IO_L8N_T1L_N3_AD5N_63 nF1F2_SPARE1 BF29 IO_L8P_T1L_N2_AD5P_62 BF23 IO_L8P_T1L_N2_AD5P_61 BC37 IO_L8P_T1L_N2_AD5P_63 pF1F2 SPARE1 BF24 IO_L9N_T1L_N5_AD12N_61 BH29 IO_L9N_T1L_N5_AD12N_62 BB37 IO_L9N_T1L_N5_AD12N_63 nF1F2_SPARE0 BG29 IO_L9P_T1L_N4_AD12P_62 BA37 IO_L9P_T1L_N4_AD12P_63 BF25 IO_L9P_T1L_N4_AD12P_61 OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS. OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

BH22

IO_TOU_N12_VRP_61 BL29 IO_T0U_N12_VRP_62 BD31 | IO_T0U_N12_VRP_63 BE25 IO_T1U_N12_61 AY37 IO_T1U_N12_63 BF30 IO_T1U_N12_62 BB30 IO_T2U_N12_62 AU35 IO_T2U_N12_63 BB24 IO_T2U_N12_61 AW30 IO_T3U_N12_62 AT37 IO_T3U_N12_63 AY25 IO_T3U_N12_61 FPGA VU13P A2577 FPGA VU13P A2577 FPGA VU13P A2577 APOLLO CM W/ DUAL A2577, MK1 6.06 FPGA#2 I/O SLR0 6089-119






6.10 FPGA#2 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



APOLLO CM W/ DUAL A2577, MK1

Title
6.10 FPGA#2 TEST CONNECTOR

Size | Document Number | Rev | B

7.01: FPGA#1 SM C2C ON QUAD L UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


APOLLO CM W/ DUAL A2577, MK1


7.01: FPGA#1 SM C2C ON QUAD L Size Document Number


6089-119


6089-119 Rev B Wednesday, January 05, 2022 Sheet 61 of 84

















	U75-43 P GTY QUAD 224]	U75-54 GTY QUAD 235]	U75-34 GTY QUAD 131]	U75-38 GTY QUAD 135
A	MGTREFCLK0P_224 MGTREFCLK0N_224 R311 MGTREFCLK1P_224 MGTREFCLK1P_224 MGTREFCLK1N_224	× J1 × J1 × H1 × H1	_	× U41 × U42 × T39 × T40	MGTREFCLK0P_131 MGTREFCLK0N_131 MGTREFCLK1P_131 MGTREFCLK1N_131	× J41 × J42 × H39 × H40	MGTREFCLK0P_135 MGTREFCLK0N_135 MGTREFCLK1P_135 MGTREFCLK1N_135
	BA2 MGTYRXP0_224 MGTYRXN0_224	× D1 × D1	MGTYRXP0_235 MGTYRXN0_235	× N50 × N51	MGTYRXN0_131	×D34 ×D35	MGTYRXP0_135 MGTYRXN0_135
<u> </u>	9A7 MGTYTXP0_224 MGTYTXN0_224 MGTYRXN1_224 MGTYRXN1_224 MGTYRXN1_224 MY9	× D1 × D1 × E2 × E1	20 19 MGTYRXP1_235 MGTYRXN1_235	× M48 × M49		× D39 × D40 × E32 × E33 × E37	MGTYTXP0_135 MGTYTXN0_135 MGTYRXP1_135 MGTYRXN1_135
	W2 MGTYTXP1 224 MGTYTXN1_224 W2 W1 MGTYRXP2_224 MGTYRXP2_224 W7 W	× E1 × E1 × F1 × F1 × F2	18 MGTYRXP2_235 MGTYRXN2_235	×M44 ×M44 × L50 × L51	MGTYRXP2_131 MGTYRXN2_131	× E37 × E38 × F34 × F35 × F40 × F40	MGTYTXP1_135 MGTYTXN1_135 MGTYRXP2_135 MGTYRXN2_135 MGTYTXP2_135
	MGTYTXN2_224 W44 MGTYRXP3_224 MGTYRXN3_224 W69 MGTYTXP3_224	× F1 × G2 × G1 × G1 × G1	20 19 MGTYRXP3_235 MGTYRXN3_235 14 MGTYTXP3_235		MGTYRXP3_131 MGTYRXN3_131 MGTYTXP3_131	G32 G33 G37 G37 G38	MGTYTXN2_135 MGTYRXP3_135 MGTYRXN3_135 MGTYTXP3_135
_	MGTYTXN3_224 FPGA_VU13P_A2577		FPGA_VU13P_A2577		MGTYTXN3_131 FPGA_VU13P_A2577		MGTYTXN3_135 FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
7.09: FPGA#1 UNUSED QUADS K, P, W, AA

Size | Document Number | Rev |
6089-119 | E

7.09: FPGA#1 UNUSED QUADS K, P, W, AA

8.01: FPGA#2 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.


APOLLO CM W/ DUAL A2577, MK1


8.01: FPGA#2 SM C2C ON QUAD L


Size Document Number 6089-119


Wednesday, January 05, 2022 Sheet 70 of 84


Rev B


















5	4	3	I	8.09: FPGA#2 UNUSED QUADS G, K, W, AA
D U77-50	_U77-54	_U77-34	_U77-38	D
U11 MGTREFCLK0P_231 MGTREFCLK0N_231	K GTY QUAD 235	W GTY QUAD 131	AA GTY QUAD 135	
U10 MGTREFCLKON_231 T13 MGTREFCLK1P_231 MGTREFCLK1P_231 MGTREFCLK1N_231	× J11 × J10 × MGTREFCLK0P_235 MGTREFCLK0N_235 × H13 × H12 MGTREFCLK1P_235 MGTREFCLK1N_235	₩GTREFCLK0P_131 ₩GTREFCLK0N_131 ★ T39 ★ T40 ₩GTREFCLK1P_131 ₩GTREFCLK1N_131	→ J41 → J42 → MGTREFCLK0P_135 → MGTREFCLK0P_135 → H39 → H40 → MGTREFCLK1P_135 → MGTREFCLK1P_135	
WOTKEI CERTIN_231	NOTICE CERTIN_233	WGTNET CERTIN_151	WIGHTEL CENTIN_133	
N2 N1 MGTYRXP0_231 MGTYRXN0_231	× D18 × D17 MGTYRXP0_235 MGTYRXN0_235	× N50 N51 ★ MGTYRXP0_131 MGTYRXN0_131	× D34 ★ D35 MGTYRXP0_135 MGTYRXN0_135	
N7 MGTYTXP0_231 MGTYTXN0_231 MGTYTXN0_231 MGTYTXN0_231	×D13 ×D12 ×D12 MGTYTXP0_235 MGTYTXN0_235 ×E20 ×E19 MGTYRXP1_235 MGTYRXN1_235	MGTYTXP0_131 MM48 MGTYTXN0_131 MM48 MGTYRXP1_131 MGTYRXP1_131	× D39	
M4 M3 M3 M6TYRXN1_231 M9 M8 M6TYTXP1_231 MGTYTXN1_231	MGTYRXN1_235 × E14 MGTYTXP1_235 MGTYTXN1_235	MGTYRXN1_131 M43 MGTYTXP1_131 MGTYTXN1_131	 ★ E32	
L2 L1 MGTYRXP2_231 MGTYRXN2_231	× F18	X L50 X L51 MGTYRXP2_131 MGTYRXN2_131	F34 × F35 MGTYRXP2_135 MGTYRXN2_135	c
L7 L6 MGTYTXP2_231 MGTYTXN2_231	× F13 × F12 × MGTYTXP2_235 MGTYTXN2_235 × G20	× L45 ★ L46 ★ MGTYTXP2_131 ★ K48 ★ MGTYTXP2_131	X F39 X F40 X MGTYTXP2_135 MGTYTXN2_135	
MGTYRXP3_231 MGTYRXN3_231 K9 K8 MGTYTXP3_231 MGTYTXP3_231 MGTYTXN3_231	**G20	K48 K49 MGTYRXP3_131 MGTYRXN3_131 X43 K44 MGTYTXP3_131 MGTYTXN3_131	G32 XG33 MGTYRXP3_135 MGTYRXN3_135 XG37 XG38 MGTYTXP3_135 MGTYTXN3_135	
FPGA_VU13P_A2577	MG1Y1AN3_235 FPGA_VU13P_A2577	MGTYTXN3_131 FPGA_VU13P_A2577	FPGA_VU13P_A2577	
→				←
B				В
				A
				APOLLO CM W/ DUAL A2577, MK1
				8.09: FPGA#2 UNUSED QUADS G, K, W, AA
				Document Number Rev B



9.05: F1 QUAD G TO F2 QUAD P

FPGA#1

 THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.

PF1_G_RECV0

RF1_G_RECV0

RF1_G_RECV0

C106

0.1 UF 0402

PF2_P_XMIT0

C105

0.1 UF 0402

PF1_G_RECV1

RF1_G_RECV1

RF1_G_RECV1

C104

0.1 UF 0402

PF2_P_XMIT1

C103

0.1 UF 0402

PF1_G_RECV2

RF1_G_RECV2

RF1_G_RECV2

C102

0.1 UF 0402

PF2_P_XMIT2

C101

0.1 UF 0402

PF2_P_XMIT2

C101

0.1 UF 0402

PF2_P_XMIT3

C101

0.1 UF 0402

PF2_P_XMIT3

C101

0.1 UF 0402

PF2_P_XMIT3

C99 0.1 UF 0402

pF1_G_XMIT0 nF1_G_XMIT0	0402 0.1 UF	C114	pF2_P_RECV0 nF2_P_RECV0
	0402 0.1 UF	C113	
pF1_G_XMIT1 nF1_G_XMIT1	0402 0.1 UF	C112	pF2_P_RECV1 nF2_P_RECV1
	0402 0.1 UF	C111	
pF1_G_XMIT2 nF1_G_XMIT2	0402 0.1 UF	C110	pF2_P_RECV2 nF2_P_RECV2
	0402 0.1 UF	C109	
pF1_G_XMIT3 nF1_G_XMIT3	0402 0.1 UF	C108	pF2_P_RECV3 nF2_P_RECV3
	0402 0.1 UF	C107	

FPGA#2

U77-43

ac_pF2R_R0_P	>>	1	P GTY QUAD 224
ac_nF2R_R0_P 20 ac_pF2R_R1_P 23 ac_nF2R_R1_P 23	» »	AT13 AT12 AR11 AR10	MGTREFCLK0P_224 MGTREFCLK0N_224 MGTREFCLK1P_224 MGTREFCLK1N_224
	_P_RECV3 _P_RECV3	BA2 BA1	MGTYRXP0_224 MGTYRXN0_224
nF2	P_XMIT3 P_XMIT3 P_RECV2	BA7 BA6	MGTYTXP0_224 MGTYTXN0_224
nF2 pF2	P_RECV2 P_XMIT2	AY4 AY3 AY9	MGTYRXP1_224 MGTYRXN1_224 MGTYTXP1_224
pF2_	P_XMIT2 P_RECV1 P_RECV1	AY8 AW2 AW1	MGTYTXN1_224 MGTYRXP2_224
	P_XMIT1 P_XMIT1	AW7 AW6	MGTYRXN2_224 MGTYTXP2_224 MGTYTXN2_224
nF2	P_RECV0 P_RECV0	AV4 AV3	MGTYRXP3_224 MGTYRXN3_224
	_P_XMIT0 _P_XMIT0	AV9 AV8	MGTYTXP3_224 MGTYTXN3_224

FPGA_VU13P_A2577

FPGA_VU13P_A2577

