



Apollo CM Dual A2577: Block Diagram



Rev 34, 18 March 2021

3

Apollo CM Dual A2577: Dual VU13P



APOLLO CM W/ DUAL A2577, MK1


Title
1.03: DUAL VU13PSize
Document Number
6089-119

Date: Thursday, April 01, 2021

Sheet 3 of 82


Rev
A

Apollo CM Dual A2577: Single VU13P with Jumper Board (off-the-self Interposers)




Apollo CM Dual A2577: Single VU13P

PRIMARY FPGA



Rev 34, 18 March 2021

Apollo CM Dual A2577: Dual VU9P



APOLLO CM W/ DUAL A2577, MK1

1.06: DUAL VU9P

6089-119

Thursday, April 01, 2021


Sheet 6 of 82

Rev A

Apollo CM Dual A2577: 6 Interposer proof of principle


Diagram shows interposer location and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board.



Rev 34, 18 March 2021


Apollo CM Dual A2577: Power Distribution




Rev 34, 18 March 2021

Apollo CM Dual A2577: On-Board Clock Sources

Oscillator Clocks / Reference Clock 0 (R0) Distribution




200 MHZ CLOCKS ARE UTILITY CLOCKS FOR THE FPGA LOGIC AND REFERENCE CLOCKS FOR THE SM C2C LINKS




THE FRONT PANEL CLOCK "RO_FP_CLK" IS OPTIONAL

322 MHZ CLOCKS ARE REFERENCE CLOCKS FOR THE FIXED DATA RATE LINKS. THEY ARE ALSO AVAILABLE TO DRIVE THE SYNTHESIZER AND THE FPGA LOGIC.



THE REFERENCE CLOCK 0 SYNTHESIZER CAN BE DRIVEN BY A LOCAL OSCILLATOR OR THE FIXED DATA RATE OSCILLATOR (AND FRONT PANEL INPUT) FANOUT.




Rev 34, 18 March 2021

12

Apollo CM Dual A2577: External Clock Sources

ATCA Clock and TCDS Clock/Data



→ GBIT CLOCK/DATA COMBINED

→ LHC REFERENCE CLOCK

If the SM is not the TCDS endpoint, then this is a 320 MHz clock passed directly from the ATCA backplane. If the SM is the TCDS endpoint, then this is the 40 MHz clock recovered from the backplane TCDS signal. In either case, the frequency of this clock changes when the LHC is ramping.

→ 320 MHz REF CLOCK

If the top synthesizer is using the clock on "IN_0", then these 320 MHz clocks all have zero phase offset relative to the incoming LHC REFERENCE CLOCK signal.

→ 40 MHz TCDS RECOVERED CLOCK

This clock is recovered from the incoming TCDS signal. The TCDS LOGIC synchronizes this clock to the bunch crossing. It also adjusts the phase to compensate for distribution delay changes. It will always maintain a fixed phase relative to the bunch crossing. The frequency also varies during filling. This clock is made available to the logic in the FPGAs for synchronizing operations.

→ 320 MHz TCDS RECOVERED CLOCK

These clocks drive the detector-facing FireFly devices, as well as the quad that sends the outgoing TCDS signal back to the SM. They track the TCDS RECOVERED CLOCK.

→ FPGA TO FPGA R1 CLOCK

These clocks drive the R1 reference for the FPGA quads that connect to the other FPGA. The frequency follows the 320 MHz REF CLOCK.

→ TTC/TTS DATA/CONTROL

These signals contain clocks/data/control extracted from the incoming TCDS signal (TTC) or destined for the outgoing TCDS signal (TTS). They are used within each FPGA, and can also pass from one FPGA to the other.

→ OTHER CLOCKS

These include the 40 MHz LHC clock and the outputs of various crystal oscillators. These can be used for testing or for adding flexibility to the synthesizer outputs.

GTU QUADS

FFx12 QUADS 12-lane FireFlies. For the IT-DTC, these will be detector facing.

FFx4 QUADS 4-lane FireFlies.

F1<->F2 QUADS Connections between the two FPGAs. These will be FireFly links in the case of a single FPGA with jumpers at the secondary FPGA site.

TCDS QUAD Dedicated for TCDS function.

Rev 34, 18 March 2021

APOLLO CM W/ DUAL A2577, MK1

1.10: EXTERNAL CLOCKS


Document Number
6089-119

Date: Thursday, April 01, 2021 Sheet 10 of 82

Rev
A

Apollo CM Dual A2577: TCDS Simplified

ATCA Clock and TCDS Clock/Data




Rev 34, 18 March 2021

14

Apollo CM Dual A2577: MCU Connections and Internal Resources

- 1) Connect a non-SYSMON FPGA I2C block for user use
- 2) Consider a single I2C for optics






APOLLO CM W/ DUAL A2577, MK1

1.12: MCU I/O AND INTERNALS

6089-119

Thursday, April 01, 2021 Sheet 12 of 82


IF THE SERVICE BLADE HAS I2C PULLUP RESISTORS, THEN THESE RESISTORS SHOULD BE A LARGE VALUE, JUST SUFFICIENT TO HOLD THE CONTROLLER INPUTS HIGH. IF THE SERVICE BLADE DOES NOT HAVE I2C PULLUP RESISTORS, THEN THESE NEED TO BE AN APPROPRIATE VALUE FOR I2C OPERATION.




IF THE MCU IS DRIVING AN OUTPUT HIGH, AND THE SIGNAL IS SHORTED TO GND, A 270 OHM RESISTOR WILL LIMIT THE CURRENT TO 12 MA. THE RESISTOR POWER WILL BE 0.04 WATTS.

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.

FPGA#1 AND BACKPLANE
CLOCK SIGNALS




ERM8-013-RA-2X13



ROW 1-1 (PIN 1)
ROW 2-1 (PIN 2)
ROW 2-13 (PIN 26)
ROW 1-13 (PIN 25)

ERM8-013-01-L-D-RA-DS

FPGA#2 SIGNALS




ERM8-013-RA-2X13

THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.

2.03: MCU AND FPGA JTAG

THE FPGA JTAG REFERENCE IS 3.3 VOLTS.



FRONT PANEL
FPGA JTAG

SM JTAG

FP JTAG


SM JTAG

FP JTAG

SM JTAG

FP JTAG


THE TEST POINT ON PIN 2 IS AVAILABLE FOR ADDING ANOTHER SIGNAL FROM THE SEGGER.



FRONT PANEL
MCU JTAG





THE MCU CAN BE RUN IN "JTAG" MODE OR "ARM SWD" MODE.

THE MCU HAS INTERNAL PULLUPS ENABLED ON ALL FOUR JTAG SIGNALS. REFER TO SECTION 4.3.1 OF THE TM4C1290NCPDT MANUAL.



IF "JTAG_FROM_SM" IS ASSERTED, THE FPGA JTAG CHAIN WILL BE DRIVEN BY SIGNALS FROM THE SM. IF IT IS NEGATED, THE FPGA JTAG CHAIN WILL BE DRIVEN FROM THE FRONT PANEL CONNECTOR.


JTAG_FROM_SM




FP JTAG

SM JTAG


THESE VOLTAGE TRANSLATORS CONVERT THE 1.8 VOLT LOGIC LEVEL FROM THE LAST FPGA TO THE 3.3 VOLT LOGIC LEVEL USED ON THE SM OR THE EXTERNAL PROGRAMMER.




FPGA#2
JTAG
BYPASS






FPGA#2



FPGA#1
JTAG
BYPASS



FPGA#1



APOLLO CM W/ DUAL A2577, MK1


Title		
2.03: MCU AND FPGA JTAG		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 15 of 82

2.04: MCU I/O AND POWER

THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN ANY OF THE FOLLOWING ARE TRUE:
1) POWER HAS JUST BEEN APPLIED
2) THE FRONT-PANEL RESET SWITCH HAS BEEN ACTIVATED
3) THE SERVICE MODULE IS ATTACHED AND IS HOLDING "SM_TO_CM_PWR_EN" LO.

IF THE SERVICE MODULE IS NOT ATTACHED, THE PULLUP RESISTOR ON "SM_TO_CM_PWR_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.

FRONT PANEL RESET




IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "/WAKE" PIN GET TIED TO GND AND "/HIB" IS NC.

MCU ENABLED LED

THE "MCU_ENABLED" SIGNAL WILL BE ASSERTED WHEN THE 3.3V MANAGEMENT SUPPLY IS GOOD AND THE "SM_TO_CM_PWR_EN" SIGNAL FROM THE SERVICE MODULE IS HIGH.

AS PER TABLE 26.15 OF THE TM4C1290 MANUAL, THE "VDDC" PINS GET TIED TOGETHER AND CONNECTED TO A CAPACITOR BETWEEN 2.5 UF AND 4 UF WITH LESS THAN 100 MILLIOHMS SERIES RESISTANCE..





AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "VBAT" PIN GET TIED TO VDD.

APOLLO CM W/ DUAL A2577, MK1

Title		
2.04: MCU I/O AND POWER		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 16 of 82



2.05: ONBOARD CLOCK SOURCES



ALL CLOCK NETWORKS USE AC COUPLED LVDS.





THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR
ac = AFTER CAPACITOR



REFCLK R0 SYNTHESIZER

2.06: ONBOARD CLOCK FANOUT



ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR


ac = AFTER CAPACITOR

APOLLO CM W/ DUAL A2577, MK1			
Title 2.06: ONBOARD CLOCK FANOUT			
Size	Document Number 6089-119		Rev A
Date:	Wednesday, March 24, 2021	Sheet	18 of 82

2.07: EXTERNAL REFCLK SYNTH R1A


HQ_CLK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT

LHC_CLK
ALWAYS 40 MHZ



OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS EXTERNAL CLOCK.

THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE.




IF THE HQ_CLK OR LHC_CLK IS AC-COUPLED ON THE SM, USE ZERO-OHM RESISTORS ON THESE CAPACITOR PADS.




ZERO-DELAY FEEDBACK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT

A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

I2C_SDA_SYN_R1A
I2C_SCL_SYN_R1A
/SYN_R1A_RESET
SYN_R1A_IN_SEL0
SYN_R1A_IN_SEL1



I2C ADDR = 0X77



F1 QUAD AB
(TCDS QUAD)

F2 QUAD AB
(TCDS QUAD)

SYN R1B IN0

SYN R1C IN0

F1 QUAD AF

F1 QUAD U (T,U,V)

F2 QUAD AF

F2 QUAD U (T,U,V)

THIS BUFFER IS NEEDED TO EXPAND
THE NUMBER OF CLOCKS FROM THIS
SYNTHESIZER.

F1 QUAD L
(C2C/TCDS QUAD)

F2 QUAD L
(C2C/TCDS QUAD)

ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR

APOLLO CM W/ DUAL A2577, MK1

2.07: EXTERNAL REFCLK SYNTH R1A

2.08: EXTERNAL REFCLK SYNTH R1B

F1 QUAD AB
(TCDS QUAD)

F1 LOGIC
TCDS 40MHZ INPUT

F1 QUAD AD (AC,AD,AE)

F1 QUAD R (Q,R,S)







F1 QUAD Y (X,Y,Z)

F2 LOGIC
TCDS 40MHZ INPUT

F2 QUAD AD (AC,AD,AE)

F2 QUAD R (Q,R,S)



F2 QUAD Y (X,Y,Z)



ALL CLOCK NETWORKS USE AC COUPLED LVDS.
THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.
bc = BEFORE CAPACITOR
ac = AFTER CAPACITOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
2.08: EXTERNAL REFCLK SYNTH R1B		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 20 of 82

2.09: EXTERNAL REFCLK SYNTH R1C



APOLLO CM W/ DUAL A2577, MK1		
Title		
2.09: EXTERNAL REFCLK SYNTH R1C		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 21 of 82




2.10: LEDS AND LEVEL SHIFTERS



UTILITY CONNECTIONS BETWEEN THE MCU AND THE FPGAS. THE LEVEL TRANSATORS ARE UNI-DIRECTIONAL.

THE PREFIX "lov" MEANS "LOW VOLTAGE", AND IS THE 1.8 VOLT FPGA SIDE OF THE LEVEL SHIFTER.

THE PREFIX "hiv" MEANS "HIGH VOLTAGE, AND IS THE 3.3 VOLT SIDE OF THE LEVEK SHIFTER.



THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THESE QUADS ARE DEDICATED TO TCDS SIGNALS. TCDS NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS

U201-23
AB GTY QUAD 120

FPGA#1

FPGA_VU13P_A2577

U202-23
AB GTY QUAD 120

FPGA#2

FPGA_VU13P_A2577

2.11: FPGA#1 AND FPGA#2 TCDS QUADS AB

ac_pF1R_R0_L 17
ac_nF1R_R0_L 17
ac_pF1R_R1_L 19
ac_nF1R_R1_L 19

pMGT_SM_TO_F1_1 14
nMGT_SM_TO_F1_1 14

pMGT_F1_TO_SM_1 14
nMGT_F1_TO_SM_1 14

pMGT_SM_TO_F1_2 14
nMGT_SM_TO_F1_2 14

pMGT_F1_TO_SM_2 14
nMGT_F1_TO_SM_2 14

pTCDS_FROM_ZYNQ
nTCDS_FROM_ZYNQ

pTCDS_TO_ZYNQ
nTCDS_TO_ZYNQ

pF1_TCDS_CROSS_RECV
nF1_TCDS_CROSS_RECV

pF1_TCDS_CROSS_XMIT
nF1_TCDS_CROSS_XMIT

C2500 0.1 UF 0402
C2501 0.1 UF 0402
C2502 0.1 UF 0402
C2503 0.1 UF 0402

ac_pF2R_R0_L 17
ac_nF2R_R0_L 17
ac_pF2R_R1_L 19
ac_nF2R_R1_L 19

pMGT_SM_TO_F2_1 14
nMGT_SM_TO_F2_1 14

pMGT_F2_TO_SM_1 14
nMGT_F2_TO_SM_1 14

pMGT_SM_TO_F2_2 14
nMGT_SM_TO_F2_2 14

pMGT_F2_TO_SM_2 14
nMGT_F2_TO_SM_2 14

pF2_TCDS_CROSS_RECV
nF2_TCDS_CROSS_RECV

pF2_TCDS_CROSS_XMIT
nF2_TCDS_CROSS_XMIT

THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE ZYNQ ON THE SM IS THE TCDS ENDPOINT.

THIS IS NOT A MECHANICAL SWITCH. IT IS A COLLECTION OF PADS THAT ALLOW JUMPERS TO ROUTE SIGNALS IN THE DESIRED DIRECTION.

THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM.

THE "SWITCH" IS SHOWN IN "UP" THE POSITION, WHERE FPGA#1 IS THE TCDS ENDPOINT. "TTC-TYPE" DATA IS SENT FROM FPGA#1 TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ" CONNECTION. "TTS-TYPE" RESPONSE DATA COMES IN FROM THE ZYNQ ON THE SM USING THE "TCDS_FROM_ZYNQ" CONNECTION. FPGA#1 MERGES IT INTO THE "TTS" RESPONSE DATA FROM FPGA#1 AND FPGA#2.

WHEN THE SM IS THE TCDS ENDPOINT, THE SWITCH IS FLIPPED TO THE "DOWN" POSITION. "TTC-TYPE" DATA COMES IN FROM THE ZYNQ ON THE SM USING THE "CON2_TCDS_IN" CONNECTION AND IS ROUTED TO FPGA#2. "TTS-TYPE" DATA FROM FPGA#2 IS SENT TO THE ZYNQ ON THE SM USING THE "CON2_TCDS_OUT" CONNECTION.

U201-39
L GTY QUAD 220

FPGA#1

FPGA_VU13P_A2577

U202-39
L GTY QUAD 220

FPGA#2

FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title
2.11: FPGA#1 AND FPGA#2 TCDS QUADS AB

Size	Document Number 6089-119	Rev A
------	-----------------------------	----------

Date:	Tuesday, March 23, 2021	Sheet	23	of	82
-------	-------------------------	-------	----	----	----

3.01: POWER MANAGEMENT M3V3



GENERAL NOTES:


V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE
- NOTE 4 OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.01: POWER MANAGEMENT M3V3			
Size	Document Number		Rev
	6089-119		A
Date:	Wednesday, March 24, 2021	Sheet	24 of 82




- SPECIFIC NOTES:**
- NOTE 1** THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME. FOR 3.3V, THE FREQUENCY SHOULD BE HIGH IN ORDER TO REDUCR THE PEAK CURRENT.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2** THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3** THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4** THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=11K SELECTS 2-OUTPUT @ 35A(avg)/45A(ovc) EACH.
- NOTE 5** THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.
- IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.
- IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.
- NOTE 6** THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7** PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8** RSET = 147K FOR 3.3V
RSET = 61.9K FOR 1.8V
- NOTE 9** SPREAD THESE CAPACITORS AROUND THE BOARD

GENERAL NOTES:

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET
NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.02: POWER GLOBAL 3.3V AND 1.8V		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 25 of 82

3.03: POWER FPGA#1 INTERNAL




NOTES:

- NOTE 1** THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2** THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.
- NOTE 3** THE RESISTOR ON THE "ASRCRFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- NOTE 4** THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- NOTE 5** THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.
- NOTE 6** IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.
- NOTE 7** PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8** RSET = 16.2K FOR 0.85V
- NOTE 9** THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".
- NOTE 10** PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.03: POWER FPGA#1 INTERNAL		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 26 of 82

3.04: POWER FPGA#1 GTY TRANSCEIVER



SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.
- IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.
- IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.


GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.04: POWER FPGA#1 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 27 of 82

3.05: POWER FPGA#2 INTERNAL




NOTES:

- NOTE 1** THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2** THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.
- NOTE 3** THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- NOTE 4** THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.







V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.05: POWER FPGA#2 INTERNAL		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 28 of 82


3.06: POWER FPGA#2 GTY TRANSCEIVER



3.07: POWER FOR FF X12 XMIT



V_4V0 IS USED TO SUPPLY THE 3.8 VOLT REGULATORS FOR THE 12-LANE FIREFLY TRANSMITTERS.



- NOTE 1 THE LDO06C DOES NOT REQUIRE ANY EXTERNAL INPUT OR OUTPUT CAPACITORS.
- NOTE 2 THE LDO06C IS ENABLED AT THE SAME TIME AS THE BOARD-WIDE 3.3V SUPPLY.
- NOTE 3 LDO06C OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 4.0 VOLTS, $R=347$ OHMS
- NOTE 4 THE MONITORING CHIP EXPECTS 1.8 VOLTS AT THE INPUT, SO THE 4.0 VOLTS IS DIVIDED.
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.
- NOTE 6 V_4V0 IS ONLY CONNECTED ONTHIS PAGE, EXCEPT FOR MEASURING BY THE MCU ADC.
- NOTE 7 THE TPS73601 REGULATOR SHOULD NOT BE ENABLED UNTIL THE FIREFLY TRANSMITTER TYPE HAS BEEN DETERMINED AND THE VOLTAGE SWITCH IS FOUND TO BE IN THE CORRECT POSITION.
- NOTE 8 PULLDOWNS ARE NEEDED ON THE CONTROL INPUTS, SINCE THE I2C DRIVER DEVICES NEED TO BE CONFIGURED AS OUTPUTS BEFORE THEY CAN CONTOL THE LOGIC LEVEL. THE I2C DRIVERS HAVE A BUILT-IN 100K PULLUP.
- NOTE 9 THE TPS73601 OUTPUT VOLTAGE IS CALCULATED BY:
 $V_{OUT} = 1.204 * ((R_{top} + R_{bot}) / R_{bot})$
IF $R_{top} = 60.4k$ AND $R_{bot}=28K$, THEN $V_{OUT} = 3.8$ V
- NOTE 10 THE SWITCH IS SHOWN IN THE POSITION TO PROVIDE 3.8 VOLTS TO THE FIREFLY TRANSMITTER. THE "*_3V8_SEL" SIGNAL WILL BE HIGH.



UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1

Title
3.07: POWER FOR FF X12 XMIT


Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 31, 2021	Sheet 30 of 82

3.08: VOLT, CUR, TEMP MEASURE



APOLLO CM W/ DUAL A2577, MK1		
Title		
3.08: VOLT, CUR, TEMP MEASURE		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 31 of 82


3.09: POWER CONTROL



THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN V_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.


APOLLO CM W/ DUAL A2577, MK1		
Title		
3.09: POWER CONTROL		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 32 of 82

4.01: I2C CONTROLLER



4.02: I2C POWER CONTROL

POWER THE PULLUPS AND THE BUFFERS FROM V_M3V3 SO THAT THE I2C BUS WILL WORK WHILE CONTROLLING THE REGULAR V_3V3 SUPPLY.




I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



ID_EEPROM_WP >>>
33


APOLLO CM W/ DUAL A2577, MK1

Title
4.02: I2C POWER CONTROL

Size	Document Number 6089-119	Rev A
------	-----------------------------	----------

Date: Wednesday, March 24, 2021 Sheet 34 of 82

4.03: I2C CLOCK CONTROL




I2C ADDR = 0X70


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



I2C ADDR = 0X20



I2C ADDR = 0X21

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37

APOLLO CM W/ DUAL A2577, MK1

Title		
4.03: I2C CLOCK CONTROL		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 35 of 82

4.04: I2C FPGA INTERNALS



I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

THE SYSMON I2C PORTS CONNECT TO THE SYSMON MODULE PINS ON THE FPGAS. THE SYSMON MODULES ARE AVAILABLE WHENEVER THE FPGAS ARE POWERED. THE FPGAS DO NOT HAVE TO BE CONFIGURED.

THE GENERIC I2C PORTS CONNECT TO I2C MODULES THAT ARE LOADED AS PART OF THE CONFIGURATION PROCESS. THEY ARE NOT AVAILABLE BEFORE THE FPGA HAS BEEN CONFIGURED.

THE GENERIC MODULES HAVE MORE CAPABILITY THAN THE SYSMON MODULES.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)


APOLLO CM W/ DUAL A2577, MK1

Title
4.04: I2C FPGA INTERNALS

Size	Document Number 6089-119	Rev A
------	-----------------------------	----------

Date: Wednesday, March 24, 2021 Sheet 36 of 82

4.05: I2C FPGA#1 OPTICS



TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.


TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37

APOLLO CM W/ DUAL A2577, MK1			
Title			
4.05: I2C FPGA#1 OPTICS			
Size	Document Number		Rev
	6089-119		A
Date:	Wednesday, March 24, 2021	Sheet	37 of 82

4.06: I2C FPGA#2 OPTICS



TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.




OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

RANGE: 0X30 TO 0X37

APOLLO CM W/ DUAL A2577, MK1			
Title			
4.06: I2C FPGA#2 OPTICS			
Size	Document Number		Rev
	6089-119		A
Date:	Wednesday, March 24, 2021	Sheet	38 of 82

5.01: FPGA#1 GND






BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"


APOLLO CM W/ DUAL A2577, MK1			
Title 5.02: FPGA#1 POWER INTERNAL			
Size	Document Number 6089-119		Rev A
Date:	Wednesday, March 24, 2021	Sheet 40 of 82	

5.03: FPGA#1 GTY TRANSCEIVER POWER




U201-11

FPGA_VU13P_A2577



U201-12

FPGA_VU13P_A2577



U201-13

FPGA_VU13P_A2577

REFER TO THE GTY USER GUIDE FOR DETAILS ON
TRACE ROUTING FOR THE MGTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM W/ DUAL A2577, MK1			
Title 5.03: FPGA#1 GTY TRANSCEIVER POWER			
Size	Document Number 6089-119		Rev A
Date:	Wednesday, March 24, 2021	Sheet	41 of 82

QUAD SPI CONFIG FLASH

MUST BE TIED TO "VCCINT" OR "GND". DO NOT CONNECT TO "VCCO_0". CONNECT TO "GND" FOR STANDARD POR DELAY.


THIS PIN MUST BE TIED TO "GND".

CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING CONFIGURATION. THE PULLUPS ARE ABOUT 15K AT 1.8 VOLTS. IF A PULLDOWN IS REQUIRED, IT MUST BE SMALLER THAN 4K TO DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS PIN MUST NOT FLOAT.

M[2:0]	MODE
000	Master serial
001	Master SPI
010	Master BPI
100	Master SelectMAP
101	JTAG only
110	Slave SelectMAP
111	Slave Serial

WHEN "FPGA_CFG_FROM_FLASH" IS ASSERTED (HIGH), THE FPGA WILL BE ABLE TO BOOT FROM THE FLASH MEMORY. WHEN IT IS NEGATED (LOW), THE FPGA WILL ONLY BE ABLE TO BOOT FROM JTAG.


FPGA_CFG_FROM_FLASH 22,52



THIS DESIGN DOES NOT USE ENCRYPTION, SO "VBATT" CAN BE TIED TO "GND"

THE FPGA CAN BE REPROGRAMMED BY PULSING "F1_CFG_START" FROM THE MCU.

CONFIGURATION BITSTREAM LENGTHS
VU9P 641,272,864
VU13P 906,547,008



FPGA#1 CFG DONE LED

THE PULLUP RESISTOR IN PARALLEL WITH THE LED ENSURES THAT, WHEN THE FET IS OFF, THE "/F1_CFG_DONE" SIGNAL IS AT A HIGH LEVEL FOR FEEDING THE MCU.

FOR LED CURRENT OF 5 MA, THE FORWARD VOLTAGE DROP IS 1.95V. USE 270 OHM RESISTOR.


IF THE FPGA IS NOT INSTALLED, THEN "CFG_DONE" WILL ALWAYS BE HIGH, AND THE LED WILL ALWAYS BE LIT. THIS IS UNINTENDED AND UNDESIRABLE. CONSIDER ELIMINATING THE FPGA DONE LED,OR ADD A GATE.

5.05: FPGA#1 SYSTEM MONITOR

FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2.

FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3.

ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS.



THE LTC2997H RANGE IS FROM -40C TO +125C.

THE OUTPUT IS NOMINALLY 4 MILLIVOLTS PER DEGREE KELVIN. THIS IS FOR A DIODE WITH AN IDEALITY FACTOR OF 1.004.



THE XILINX FPGA HAS AN IDEALITY FACTOR OF 1.026. THEREFORE, THE VOLTAGE HAS TO BE SCALED BY $(1.004/1.026)$, OR 0.978558.

THESE SIGNALS MAY BE ASSIGNED TO DIFFERENT PINS
OR A DIFFERENT BLOCK DURING LAYOUT TO SIMPLIFY
ROUTING. KEEP FPGA CLOCK INPUTS ON "GC" PINS.

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME.
THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63

5.06 FPGA#1 I/O SLR0



APOLLO CM W/ DUAL A2577, MK1

Title

5.06 FPGA#1 I/O SLR0

Size

Document Number

6089-119

Rev

A

Date:

Wednesday, March 24, 2021

Sheet

44

of

82


1

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66


THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

I2C_SDA_F1_SYSMON >>>
I2C_SCL_F1_SYSMON >>>



BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.

F1 LOGIC TCDS 40MHZ INPUT



THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME.
THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
G	70	67
H	71	68

THESE ARE LOGIC-CIRCUIT CLOCKS
SOURCED FROM AN ON-BOARD
OSCILLATOR, EITHER DIRECTLY OR
THROUGH A SYNTHESIZER. THEY MUST
BE CONNECTED TO A GLOBAL CLOCK
INPUT.

ac_nF1L_R0_CLK

ac_pF1L_R0_CLK

ac_nF1R_R0_CLK

ac_pF1R_R0_CLK

ac_nF1_OSC_CLK

ac_pF1_OSC_CLK

lovF1_TO_MCU

lovMCU_TO_F1

lovF1_C2C_OK

I2C_SCL_F1_GENERIC

I2C_SDA_F1_GENERIC

VERIFY THAT A GENERIC I2C
BUS CAN BE CONNECTED HERE.

GND

R1228 240

0402

U201-18

T33	IO_L10N_T1U_N7_QBC_AD4N_70
T32	IO_L10P_T1U_N6_QBC_AD4P_70
P34	IO_L11N_T1U_N9_GC_70
P33	IO_L11P_T1U_N8_GC_70
R33	IO_L12N_T1U_N11_GC_70
R32	IO_L12P_T1U_N10_GC_70
M32	IO_L13N_T2L_N1_GC_QBC_70
N32	IO_L13P_T2L_N0_GC_QBC_70
N34	IO_L14N_T2L_N3_GC_70
N33	IO_L14P_T2L_N2_GC_70
N37	IO_L15N_T2L_N5_AD11N_70
N36	IO_L15P_T2L_N4_AD11P_70
M35	IO_L16N_T2U_N7_QBC_AD3N_70
M34	IO_L16P_T2U_N6_QBC_AD3P_70
M37	IO_L17N_T2U_N9_AD10N_70
M36	IO_L17P_T2U_N8_AD10P_70
L34	IO_L18N_T2U_N11_AD2N_70
L33	IO_L18P_T2U_N10_AD2P_70
K35	IO_L19N_T3L_N1_DBC_AD9N_70
L35	IO_L19P_T3L_N0_DBC_AD9P_70
V37	IO_L1N_T0L_N1_DBC_70
V36	IO_L1P_T0L_N0_DBC_70
J33	IO_L20N_T3L_N3_AD1N_70
J32	IO_L20P_T3L_N2_AD1P_70
K37	IO_L21N_T3L_N5_AD8N_70
L37	IO_L21P_T3L_N4_AD8P_70
K33	IO_L22N_T3U_N7_DBC_AD0N_70
K32	IO_L22P_T3U_N6_DBC_AD0P_70
J36	IO_L23N_T3U_N9_70
K36	IO_L23P_T3U_N8_70
J35	IO_L24N_T3U_N11_70
J34	IO_L24P_T3U_N10_70
T37	IO_L2N_T0L_N3_70
U37	IO_L2P_T0L_N2_70
U36	IO_L3N_T0L_N5_AD15N_70
V35	IO_L3P_T0L_N4_AD15P_70
U35	IO_L4N_T0U_N7_DBC_AD7N_70
U34	IO_L4P_T0U_N6_DBC_AD7P_70
V34	IO_L5N_T0U_N9_AD14N_70
V33	IO_L5P_T0U_N8_AD14P_70
U32	IO_L6N_T0U_N11_AD6N_70
V32	IO_L6P_T0U_N10_AD6P_70
P35	IO_L7N_T1L_N1_QBC_AD13N_70
R35	IO_L7P_T1L_N0_QBC_AD13P_70
P31	IO_L8N_T1L_N3_AD5N_70
R31	IO_L8P_T1L_N2_AD5P_70
R37	IO_L9N_T1L_N5_AD12N_70
R36	IO_L9P_T1L_N4_AD12P_70
T35	IO_T0U_N12_VRP_70
T34	IO_T1U_N12_70
P36	IO_T2U_N12_70
L32	IO_T3U_N12_70

FPGA_VU13P_A2577

V_1V8

W32

U201-19

A30	IO_L10N_T1U_N7_QBC_AD4N_71
B30	IO_L10P_T1U_N6_QBC_AD4P_71
A29	IO_L11N_T1U_N9_GC_71
A28	IO_L11P_T1U_N8_GC_71
C30	IO_L12N_T1U_N11_GC_71
C29	IO_L12P_T1U_N10_GC_71
J31	IO_L1N_T0L_N1_DBC_71
K31	IO_L1P_T0L_N0_DBC_71
H30	IO_L2N_T0L_N3_71
J29	IO_L2P_T0L_N2_71
J30	IO_L3N_T0L_N5_AD15N_71
K30	IO_L3P_T0L_N4_AD15P_71
G29	IO_L4N_T0U_N7_DBC_AD7N_71
H29	IO_L4P_T0U_N6_DBC_AD7P_71
F30	IO_L5N_T0U_N9_AD14N_71
G30	IO_L5P_T0U_N8_AD14P_71
F29	IO_L6N_T0U_N11_AD6N_71
F28	IO_L6P_T0U_N10_AD6P_71
D29	IO_L7N_T1L_N1_QBC_AD13N_71
D28	IO_L7P_T1L_N0_QBC_AD13P_71
D30	IO_L8N_T1L_N3_AD5N_71
E30	IO_L8P_T1L_N2_AD5P_71
B29	IO_L9N_T1L_N5_AD12N_71
C28	IO_L9P_T1L_N4_AD12P_71
H28	IO_T0U_N12_VRP_71
E28	IO_T1U_N12_71

FPGA_VU13P_A2577

5.08: FPGA#1 I/O SLR2

APOLLO CM W/ DUAL A2577, MK1

5.08: FPGA#1 I/O SLR2


Size Document Number Rev
6089-119 A

Date: Wednesday, March 24, 2021 Sheet 46 of 82

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72

5.09: FPGA#1 I/O SLR3



THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1.
THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO
FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE0" AND "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE
FPGA


APOLLO CM W/ DUAL A2577, MK1		
Title		
5.09: FPGA#1 I/O SLR3		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 47 of 82

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.



THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT





6.01: FPGA#2 GND



IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F2_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.


6.02: FPGA#2 POWER INTERNAL




BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"

APOLLO CM W/ DUAL A2577, MK1				
Title				
6.02: FPGA#2 POWER INTERNAL				
Size	Document Number			Rev
	6089-119			A
Date:	Wednesday, March 24, 2021	Sheet	50 of 82	


6.03: FPGA#2 GTY TRANSCEIVER POWER



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

REFER TO THE GTY USER GUIDE FOR DETAILS ON
TRACE ROUTING FOR THE MGTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM W/ DUAL A2577, MK1			
Title 6.03: FPGA#2 GTY TRANSCEIVER POWER			
Size	Document Number 6089-119		Rev A
Date:	Wednesday, March 24, 2021	Sheet	51 of 82

MUST BE TIED TO "VCCINT" OR "GND".
DO NOT CONNECT TO "VCCO_0".
CONNECT TO "GND" FOR STANDARD
POR DELAY.

THIS PIN MUST BE TIED TO "GND".

CONNECTING THIS PIN TO "GND" ENABLES
PULLUPS ON ALL I/O PINS DURING
CONFIGURATION. THE PULLUPS ARE ABOUT
15K AT 1.8 VOLTS. IF A PULLDOWN IS
REQUIRED, IT MUST BE SMALLER THAN 4K TO
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS
PIN MUST NOT FLOAT.

M[2:0]	MODE
000	Master serial
001	Master SPI
010	Master BPI
100	Master SelectMAP
101	JTAG only
110	Slave SelectMAP
111	Slave Serial

WHEN "FPGA_CFG_FROM_FLASH" IS
ASSERTED (HIGH), THE FPGA WILL BE
ABLE TO BOOT FROM THE FLASH
MEMORY. WHEN IT IS NEGATED (LOW),
THE FPGA WILL ONLY BE ABLE TO
BOOT FROM JTAG.

FPGA_CFG_FROM_FLASH
22,42

GND

V_F2_INT

GND

GND

V_1V8

GND

V_1V8

V_1V8

GND

V_1V8

GND


PULLUPS/PULLDOWNS ON THE
BOOT MODE CONFIGURATION
INPUTS MUST BE 1K OR LESS.

FPGA_VU13P_A2577

F2_CFG_START
22

GND

THE FPGA CAN BE REPROGRAMMED
BY PULSING "F2_CFG_START"
FROM THE MCU.



V_1V8

C292
47 UF
0805 6.3V

V_1V8



R406
2.2K
0603

R409
4.7K
0603

R407
4.7K
0603

QUAD SPI CONFIG FLASH

CONFIGURATION BITSTREAM LENGTHS
VU9P 641,272,864
VU13P 906,547,008




FPGA#2 CFG DONE LED

THE PULLUP RESISTOR IN PARALLEL
WITH THE LED ENSURES THAT, WHEN
THE FET IS OFF, THE "/F2_CFG_DONE"
SIGNAL IS AT A HIGH LEVEL FOR
FEEDING THE MCU.

FOR LED CURRENT OF 5 MA, THE
FORWARD VOLTAGE DROP IS
1.95V. USE 270 OHM RESISTOR.




IF THE FPGA IS NOT INSTALLED, THEN
"CFG_DONE" WILL ALWAYS BE HIGH,
AND THE LED WILL ALWAYS BE LIT. THIS
IS UNINTENDED AND UNDESIRABLE.
CONSIDER ELIMINATING THE FPGA
DONE LED,OR ADD A GATE.



THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

6.06 FPGA#2 I/O SLR0

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63



APOLLO CM W/ DUAL A2577, MK1


6.06 FPGA#2 I/O SLR0

Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 54 of 82

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.

6.07 FPGA#2 I/O SLR1

SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66




THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME.
THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
G	70	67
H	71	68


THESE ARE LOGIC-CIRCUIT CLOCKS
SOURCED FROM AN ON-BOARD
OSCILLATOR, EITHER DIRECTLY OR
THROUGH A SYNTHESIZER. THEY MUST
BE CONNECTED TO A GLOBAL CLOCK
INPUT.

lovF2_TO_MCU 22
lovMCU_TO_F2 22
lovF2_C2C_OK 22
I2C_SCL_F2_GENERIC 36
I2C_SDA_F2_GENERIC 36
VERIFY THAT A GENERIC I2C
BUS CAN BE CONNECTED HERE.

R1240 240 0402
GND



FPGA_VU13P_A2577




FPGA_VU13P_A2577

6.08: FPGA#2 I/O SLR2

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME.
THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72

6.09: FPGA#2 I/O SLR3



THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1.
THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO
FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE0" AND "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE
FPGA


APOLLO CM W/ DUAL A2577, MK1		
Title		
6.09: FPGA#2 I/O SLR3		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 24, 2021	Sheet 57 of 82

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



7.01: FPGA#1 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1			
Title			
7.01: FPGA#1 SM C2C ON QUAD L			
Size	Document Number		Rev
	6089-119		A
Date:	Thursday, March 18, 2021	Sheet	59 of 82

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

AC GTYQUAD 121

MGTYREFCLK0P_121
MGTYREFCLK0N_121

MGTYREFCLK1P_121
MGTYREFCLK1N_121

MGTYRXN0_121
MGTYTXN0_121

MGTYRXN1_121
MGTYTXN1_121

MGTYRXN2_121
MGTYTXN2_121

MGTYRXN3_121
MGTYTXN3_121

MGTYRXN4_121
MGTYTXN4_121

MGTYRXN5_121
MGTYTXN5_121

MGTYRXN6_121
MGTYTXN6_121

MGTYRXN7_121
MGTYTXN7_121

MGTYRXN8_121
MGTYTXN8_121

MGTYRXN9_121
MGTYTXN9_121

MGTYRXN10_121
MGTYTXN10_121

MGTYRXN11_121
MGTYTXN11_121

MGTYRXN12_121
MGTYTXN12_121

MGTYRXN13_121
MGTYTXN13_121

MGTYRXN14_121
MGTYTXN14_121

MGTYRXN15_121
MGTYTXN15_121

MGTYRXN16_121
MGTYTXN16_121

MGTYRXN17_121
MGTYTXN17_121

MGTYRXN18_121
MGTYTXN18_121

MGTYRXN19_121
MGTYTXN19_121

MGTYRXN20_121
MGTYTXN20_121

MGTYRXN21_121
MGTYTXN21_121

MGTYRXN22_121
MGTYTXN22_121

MGTYRXN23_121
MGTYTXN23_121

MGTYRXN24_121
MGTYTXN24_121

MGTYRXN25_121
MGTYTXN25_121

MGTYRXN26_121
MGTYTXN26_121

MGTYRXN27_121
MGTYTXN27_121

MGTYRXN28_121
MGTYTXN28_121

MGTYRXN29_121
MGTYTXN29_121

MGTYRXN30_121
MGTYTXN30_121

MGTYRXN31_121
MGTYTXN31_121

MGTYRXN32_121
MGTYTXN32_121

MGTYRXN33_121
MGTYTXN33_121

MGTYRXN34_121
MGTYTXN34_121

MGTYRXN35_121
MGTYTXN35_121

MGTYRXN36_121
MGTYTXN36_121

MGTYRXN37_121
MGTYTXN37_121

MGTYRXN38_121
MGTYTXN38_121

MGTYRXN39_121
MGTYTXN39_121

MGTYRXN40_121
MGTYTXN40_121

MGTYRXN41_121
MGTYTXN41_121

MGTYRXN42_121
MGTYTXN42_121

MGTYRXN43_121
MGTYTXN43_121

MGTYRXN44_121
MGTYTXN44_121

MGTYRXN45_121
MGTYTXN45_121

MGTYRXN46_121
MGTYTXN46_121

MGTYRXN47_121
MGTYTXN47_121

MGTYRXN48_121
MGTYTXN48_121

MGTYRXN49_121
MGTYTXN49_121

MGTYRXN50_121
MGTYTXN50_121

MGTYRXN51_121
MGTYTXN51_121

MGTYRXN52_121
MGTYTXN52_121

MGTYRXN53_121
MGTYTXN53_121

MGTYRXN54_121
MGTYTXN54_121

MGTYRXN55_121
MGTYTXN55_121

MGTYRXN56_121
MGTYTXN56_121

MGTYRXN57_121
MGTYTXN57_121

MGTYRXN58_121
MGTYTXN58_121

MGTYRXN59_121
MGTYTXN59_121

MGTYRXN60_121
MGTYTXN60_121

MGTYRXN61_121
MGTYTXN61_121

MGTYRXN62_121
MGTYTXN62_121

MGTYRXN63_121
MGTYTXN63_121

MGTYRXN64_121
MGTYTXN64_121

MGTYRXN65_121
MGTYTXN65_121

MGTYRXN66_121
MGTYTXN66_121

MGTYRXN67_121
MGTYTXN67_121

MGTYRXN68_121
MGTYTXN68_121

MGTYRXN69_121
MGTYTXN69_121

MGTYRXN70_121
MGTYTXN70_121

MGTYRXN71_121
MGTYTXN71_121

MGTYRXN72_121
MGTYTXN72_121

MGTYRXN73_121
MGTYTXN73_121

MGTYRXN74_121
MGTYTXN74_121

MGTYRXN75_121
MGTYTXN75_121

MGTYRXN76_121
MGTYTXN76_121

MGTYRXN77_121
MGTYTXN77_121

MGTYRXN78_121
MGTYTXN78_121

MGTYRXN79_121
MGTYTXN79_121

MGTYRXN80_121
MGTYTXN80_121

MGTYRXN81_121
MGTYTXN81_121

MGTYRXN82_121
MGTYTXN82_121

MGTYRXN83_121
MGTYTXN83_121

MGTYRXN84_121
MGTYTXN84_121

MGTYRXN85_121
MGTYTXN85_121

MGTYRXN86_121
MGTYTXN86_121

MGTYRXN87_121
MGTYTXN87_121

MGTYRXN88_121
MGTYTXN88_121

MGTYRXN89_121
MGTYTXN89_121

MGTYRXN90_121
MGTYTXN90_121

MGTYRXN91_121
MGTYTXN91_121

MGTYRXN92_121
MGTYTXN92_121

MGTYRXN93_121
MGTYTXN93_121

MGTYRXN94_121
MGTYTXN94_121

MGTYRXN95_121
MGTYTXN95_121

MGTYRXN96_121
MGTYTXN96_121

MGTYRXN97_121
MGTYTXN97_121

MGTYRXN98_121
MGTYTXN98_121

MGTYRXN99_121
MGTYTXN99_121

MGTYRXN100_121
MGTYTXN100_121

MGTYRXN101_121
MGTYTXN101_121

MGTYRXN102_121
MGTYTXN102_121

MGTYRXN103_121
MGTYTXN103_121

MGTYRXN104_121
MGTYTXN104_121

MGTYRXN105_121
MGTYTXN105_121

MGTYRXN106_121
MGTYTXN106_121

MGTYRXN107_121
MGTYTXN107_121

MGTYRXN108_121
MGTYTXN108_121

MGTYRXN109_121
MGTYTXN109_121

MGTYRXN110_121
MGTYTXN110_121

MGTYRXN111_121
MGTYTXN111_121

MGTYRXN112_121
MGTYTXN112_121

MGTYRXN113_121
MGTYTXN113_121

MGTYRXN114_121
MGTYTXN114_121

MGTYRXN115_121
MGTYTXN115_121

MGTYRXN116_121
MGTYTXN116_121

MGTYRXN117_121
MGTYTXN117_121

MGTYRXN118_121
MGTYTXN118_121

MGTYRXN119_121
MGTYTXN119_121

MGTYRXN120_121
MGTYTXN120_121

MGTYRXN121_121
MGTYTXN121_121

MGTYRXN122_121
MGTYTXN122_121

MGTYRXN123_121
MGTYTXN123_121

MGTYRXN124_121
MGTYTXN124_121

MGTYRXN125_121
MGTYTXN125_121

MGTYRXN126_121
MGTYTXN126_121

MGTYRXN127_121
MGTYTXN127_121

MGTYRXN128_121
MGTYTXN128_121

MGTYRXN129_121
MGTYTXN129_121

MGTYRXN130_121
MGTYTXN130_121

MGTYRXN131_121
MGTYTXN131_121

MGTYRXN132_121
MGTYTXN132_121

MGTYRXN133_121
MGTYTXN133_121

MGTYRXN134_121
MGTYTXN134_121

MGTYRXN135_121
MGTYTXN135_121

MGTYRXN136_121
MGTYTXN136_121

MGTYRXN137_121
MGTYTXN137_121

MGTYRXN138_121
MGTYTXN138_121

MGTYRXN139_121
MGTYTXN139_121

MGTYRXN140_121
MGTYTXN140_121

MGTYRXN141_121
MGTYTXN141_121

MGTYRXN142_121
MGTYTXN142_121

MGTYRXN143_121
MGTYTXN143_121

MGTYRXN144_121
MGTYTXN144_121

MGTYRXN145_121
MGTYTXN145_121

MGTYRXN146_121
MGTYTXN146_121

MGTYRXN147_121
MGTYTXN147_121

MGTYRXN148_121
MGTYTXN148_121

MGTYRXN149_121
MGTYTXN149_121

MGTYRXN150_121
MGTYTXN150_121

MGTYRXN151_121
MGTYTXN151_121

MGTYRXN152_121
MGTYTXN152_121

MGTYRXN153_121
MGTYTXN153_121

MGTYRXN154_121
MGTYTXN154_121

MGTYRXN155_121
MGTYTXN155_121

MGTYRXN156_121
MGTYTXN156_121

MGTYRXN157_121
MGTYTXN157_121

MGTYRXN158_121
MGTYTXN158_121

MGTYRXN159_121
MGTYTXN159_121

MGTYRXN160_121
MGTYTXN160_121

MGTYRXN161_121
MGTYTXN161_121

MGTYRXN162_121
MGTYTXN162_121

MGTYRXN163_121
MGTYTXN163_121

MGTYRXN164_121
MGTYTXN164_121

MGTYRXN165_121
MGTYTXN165_121

MGTYRXN166_121
MGTYTXN166_121

MGTYRXN167_121
MGTYTXN167_121

MGTYRXN168_121
MGTYTXN168_121

MGTYRXN169_121
MGTYTXN169_121

MGTYRXN170_121
MGTYTXN170_121

MGTYRXN171_121
MGTYTXN171_121

MGTYRXN172_121
MGTYTXN172_121

MGTYRXN173_121
MGTYTXN173_121

MGTYRXN174_121
MGTYTXN174_121

MGTYRXN175_121
MGTYTXN175_121

MGTYRXN176_121
MGTYTXN176_121

MGTYRXN177_121
MGTYTXN177_121

MGTYRXN178_121
MGTYTXN178_121

MGTYRXN179_121
MGTYTXN179_121

MGTYRXN180_121
MGTYTXN180_121

MGTYRXN181_121
MGTYTXN181_121

MGTYRXN182_121
MGTYTXN182_121

MGTYRXN183_121
MGTYTXN183_121

MGTYRXN184_121
MGTYTXN184_121

MGTYRXN185_121
MGTYTXN185_121

MGTYRXN186_121
MGTYTXN186_121

MGTYRXN187_121
MGTYTXN187_121

MGTYRXN188_121
MGTYTXN188_121

MGTYRXN189_121
MGTYTXN189_121

MGTYRXN190_121
MGTYTXN190_121

MGTYRXN191_121
MGTYTXN191_121

MGTYRXN192_121
MGTYTXN192_121

MGTYRXN193_121
MGTYTXN193_121

MGTYRXN194_121
MGTYTXN194_121

MGTYRXN195_121
MGTYTXN195_121

MGTYRXN196_121
MGTYTXN196_121

MGTYRXN197_121
MGTYTXN197_121

MGTYRXN198_121
MGTYTXN198_121

MGTYRXN199_121
MGTYTXN199_121

MGTYRXN200_121
MGTYTXN200_121

MGTYRXN201_121
MGTYTXN201_121

MGTYRXN202_121
MGTYTXN202_121

MGTYRXN203_121
MGTYTXN203_121

MGTYRXN204_121
MGTYTXN204_121

MGTYRXN205_121
MGTYTXN205_121

MGTYRXN206_121
MGTYTXN206_121

MGTYRXN207_121
MGTYTXN207_121

MGTYRXN208_121
MGTYTXN208

7.03: FPGA#1 FF#2 X12 ON QUADS Q R S

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

Q GTY QUAD 125

AP39
AP40
AN41
AN42

MGTREFCLK0P_125
MGTREFCLK0N_125
MGTREFCLK1P_125
MGTREFCLK1N_125

pF1_FF2_RECV11 AU50
nF1_FF2_RECV11 AU51
pF1_FF2_XMIT11 AU45
nF1_FF2_XMIT11 AU46
pF1_FF2_RECV10 AT48
nF1_FF2_RECV10 AT49
pF1_FF2_XMIT10 AT43
nF1_FF2_XMIT10 AT44
pF1_FF2_RECV9 AR50
nF1_FF2_RECV9 AR51
pF1_FF2_XMIT9 AR45
nF1_FF2_XMIT9 AR46
pF1_FF2_RECV8 AP48
nF1_FF2_RECV8 AP49
pF1_FF2_XMIT8 AP43
nF1_FF2_XMIT8 AP44

MGTYRXP0_125
MGTYRXN0_125
MGTYTXP0_125
MGTYTXN0_125
MGTYRXP1_125
MGTYRXN1_125
MGTYTXP1_125
MGTYTXN1_125
MGTYRXP2_125
MGTYRXN2_125
MGTYTXP2_125
MGTYTXN2_125
MGTYRXP3_125
MGTYRXN3_125
MGTYTXP3_125
MGTYTXN3_125

FPGA_VU13P_A2577

R GTY QUAD 126

AM39
AM40
AL41
AL42

MGTREFCLK0P_126
MGTREFCLK0N_126
MGTREFCLK1P_126
MGTREFCLK1N_126

pF1_FF2_RECV7 AN50
nF1_FF2_RECV7 AN51
pF1_FF2_XMIT7 AN45
nF1_FF2_XMIT7 AN46
pF1_FF2_RECV6 AM48
nF1_FF2_RECV6 AM49
pF1_FF2_XMIT6 AM43
nF1_FF2_XMIT6 AM44
pF1_FF2_RECV5 AL50
nF1_FF2_RECV5 AL51
pF1_FF2_XMIT5 AL45
nF1_FF2_XMIT5 AL46
pF1_FF2_RECV4 AK48
nF1_FF2_RECV4 AK49
pF1_FF2_XMIT4 AK43
nF1_FF2_XMIT4 AK44

MGTYRXP0_126
MGTYRXN0_126
MGTYTXP0_126
MGTYTXN0_126
MGTYRXP1_126
MGTYRXN1_126
MGTYTXP1_126
MGTYTXN1_126
MGTYRXP2_126
MGTYRXN2_126
MGTYTXP2_126
MGTYTXN2_126
MGTYRXP3_126
MGTYRXN3_126
MGTYTXP3_126
MGTYTXN3_126

FPGA_VU13P_A2577

S GTY QUAD 127



AJ41
AJ42
AG41
AG42

MGTREFCLK0P_127
MGTREFCLK0N_127
MGTREFCLK1P_127
MGTREFCLK1N_127



pF1_FF2_RECV3 AJ50
nF1_FF2_RECV3 AJ51
pF1_FF2_XMIT3 AJ45
nF1_FF2_XMIT3 AJ46
pF1_FF2_RECV2 AH48
nF1_FF2_RECV2 AH49
pF1_FF2_XMIT2 AH43
nF1_FF2_XMIT2 AH44
pF1_FF2_RECV1 AG50
nF1_FF2_RECV1 AG51
pF1_FF2_XMIT1 AG45
nF1_FF2_XMIT1 AG46
pF1_FF2_RECV0 AF48
nF1_FF2_RECV0 AF49
pF1_FF2_XMIT0 AF43
nF1_FF2_XMIT0 AF44

MGTYRXP0_127
MGTYRXN0_127
MGTYTXP0_127
MGTYTXN0_127
MGTYRXP1_127
MGTYRXN1_127
MGTYTXP1_127
MGTYTXN1_127
MGTYRXP2_127
MGTYRXN2_127
MGTYTXP2_127
MGTYTXN2_127
MGTYRXP3_127
MGTYRXN3_127
MGTYTXP3_127
MGTYTXN3_127

FPGA_VU13P_A2577



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1

7.03: FPGA#1 FF#2 X12 ON QUADS Q R S			
Size	Document Number	Rev	
	6089-119	A	
Date:	Thursday, March 25, 2021	Sheet	61 of 82

7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U201-35 GTYQUAD 132

R41
R42
P39
P40
MGTYREFCLK0P_132
MGTYREFCLK0N_132
MGTYREFCLK1P_132
MGTYREFCLK1N_132

pF1_FF3_RECV11 J50
nF1_FF3_RECV11 J51
MGTYRXP0_132
MGTYRXN0_132
pF1_FF3_XMIT11 J45
nF1_FF3_XMIT11 J46
MGTYTXP0_132
MGTYTXN0_132
pF1_FF3_RECV10 H48
nF1_FF3_RECV10 H49
MGTYRXP1_132
MGTYRXN1_132
pF1_FF3_XMIT10 H43
nF1_FF3_XMIT10 H44
MGTYTXP1_132
MGTYTXN1_132
pF1_FF3_RECV9 G50
nF1_FF3_RECV9 G51
MGTYRXP2_132
MGTYRXN2_132
pF1_FF3_XMIT9 G45
nF1_FF3_XMIT9 G46
MGTYTXP2_132
MGTYTXN2_132
pF1_FF3_RECV8 F48
nF1_FF3_RECV8 F49
MGTYRXP3_132
MGTYRXN3_132
pF1_FF3_XMIT8 F43
nF1_FF3_XMIT8 F44
MGTYTXP3_132
MGTYTXN3_132

FPGA_VU13P_A2577

U201-36 GTY QUAD 133

N41
N42
M39
M40
MGTYREFCLK0P_133
MGTYREFCLK0N_133
MGTYREFCLK1P_133
MGTYREFCLK1N_133

pF1_FF3_RECV7 E50
nF1_FF3_RECV7 E51
MGTYRXP0_133
MGTYRXN0_133
pF1_FF3_XMIT7 D43
nF1_FF3_XMIT7 D44
MGTYTXP0_133
MGTYTXN0_133
pF1_FF3_RECV6 D48
nF1_FF3_RECV6 D49
MGTYRXP1_133
MGTYRXN1_133
pF1_FF3_XMIT6 B43
nF1_FF3_XMIT6 B44
MGTYTXP1_133
MGTYTXN1_133
pF1_FF3_RECV5 E46
nF1_FF3_RECV5 E47
MGTYRXP2_133
MGTYRXN2_133
pF1_FF3_XMIT5 C41
nF1_FF3_XMIT5 C42
MGTYTXP2_133
MGTYTXN2_133
pF1_FF3_RECV4 C46
nF1_FF3_RECV4 C47
MGTYRXP3_133
MGTYRXN3_133
pF1_FF3_XMIT4 E41
nF1_FF3_XMIT4 E42
MGTYTXP3_133
MGTYTXN3_133

FPGA_VU13P_A2577

U201-37 GTY QUAD 134

L41
L42
K39
K40
MGTYREFCLK0P_134
MGTYREFCLK0N_134
MGTYREFCLK1P_134
MGTYREFCLK1N_134

pF1_FF3_RECV3 A46
nF1_FF3_RECV3 A47
MGTYRXP0_134
MGTYRXN0_134
pF1_FF3_XMIT3 A41
nF1_FF3_XMIT3 A42
MGTYTXP0_134
MGTYTXN0_134
pF1_FF3_RECV2 A32
nF1_FF3_RECV2 A33
MGTYRXP1_134
MGTYRXN1_134
pF1_FF3_XMIT2 B39
nF1_FF3_XMIT2 B40
MGTYTXP1_134
MGTYTXN1_134
pF1_FF3_RECV1 B34
nF1_FF3_RECV1 B35
MGTYRXP2_134
MGTYRXN2_134
pF1_FF3_XMIT1 A37
nF1_FF3_XMIT1 A38
MGTYTXP2_134
MGTYTXN2_134
pF1_FF3_RECV0 C32
nF1_FF3_RECV0 C33
MGTYRXP3_134
MGTYRXN3_134
pF1_FF3_XMIT0 C37
nF1_FF3_XMIT0 C38
MGTYTXP3_134
MGTYTXN3_134



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1



7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z

Size Document Number Rev
6089-119 A
Date: Thursday, March 25, 2021 Sheet 62 of 82

ac_pF1L_R0_Y 18
ac_nF1L_R0_Y 18
ac_pF1L_R1_Y 20
ac_nF1L_R1_Y 20



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

7.05: FPGA#1 FF#4 X4 ON QUAD AF

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U201-27
AF GTY QUAD 124

ac_pF1L_R0_AF 18
ac_nF1L_R0_AF 16

ac_pF1L_R1_AF 19
ac_nF1L_R1_AF 19

pF1_FF4_RECV0	BA50	MGTYRXP0_124
nF1_FF4_RECV0	BA51	MGTYRXN0_124
pF1_FF4_XMIT0	BA45	MGTYTXP0_124
nF1_FF4_XMIT0	BA46	MGTYTXN0_124
pF1_FF4_RECV1	AY48	MGTYRXP1_124
nF1_FF4_RECV1	AY49	MGTYRXN1_124
pF1_FF4_XMIT1	AY43	MGTYTXP1_124
nF1_FF4_XMIT1	AY44	MGTYTXN1_124
pF1_FF4_RECV2	AW50	MGTYRXP2_124
nF1_FF4_RECV2	AW51	MGTYRXN2_124
pF1_FF4_XMIT2	AW45	MGTYTXP2_124
nF1_FF4_XMIT2	AW46	MGTYTXN2_124
pF1_FF4_RECV3	AV48	MGTYRXP3_124
nF1_FF4_RECV3	AV49	MGTYRXN3_124
pF1_FF4_XMIT3	AV43	MGTYTXP3_124
nF1_FF4_XMIT3	AV44	MGTYTXN3_124

FPGA_VU13P_A2577



7.06: FPGA#1 FF#5 X4 ON QUAD T

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U201-31
GTU QUAD 128


AE41
AE42
AC41
AC42

MGTREFCLK0P_128
MGTREFCLK0N_128
MGTREFCLK1P_128
MGTREFCLK1N_128

pF1_FF5_RECV0 AE50
nF1_FF5_RECV0 AE51
pF1_FF5_XMIT0 AE45
nF1_FF5_XMIT0 AE46
pF1_FF5_RECV1 AD48
nF1_FF5_RECV1 AD49
pF1_FF5_XMIT1 AD43
nF1_FF5_XMIT1 AD44
pF1_FF5_RECV2 AC50
nF1_FF5_RECV2 AC51
pF1_FF5_XMIT2 AC45
nF1_FF5_XMIT2 AC46
pF1_FF5_RECV3 AB48
nF1_FF5_RECV3 AB49
pF1_FF5_XMIT3 AB43
nF1_FF5_XMIT3 AB44

MGTYRXP0_128
MGTYRXN0_128
MGTYTXP0_128
MGTYTXN0_128
MGTYRXP1_128
MGTYRXN1_128
MGTYTXP1_128
MGTYTXN1_128
MGTYRXP2_128
MGTYRXN2_128
MGTYTXP2_128
MGTYTXN2_128
MGTYRXP3_128
MGTYRXN3_128
MGTYTXP3_128
MGTYTXN3_128

FPGA_VU13P_A2577



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

APOLLO CM W/ DUAL A2577, MK1

Title
7.06: FPGA#1 FF#5 X4 ON QUAD T

Size
6089-119

Date: Wednesday, March 24, 2021 Sheet 64 of 82

Rev
A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U201-32

GTY QUAD 129

MGTREFCLK0P_129
MGTREFCLK0N_129

MGTREFCLK1P_129
MGTREFCLK1N_129

pF1_FF6_RECVO	AA50	MGTRYXP0_129
nF1_FF6_RECVO	AA51	MGTRYXN0_129
pF1_FF6_XMIT0	AA45	MGTRYXP0_129
nF1_FF6_XMIT0	AA46	MGTRYXN0_129
pF1_FF6_RECVC1	Y48	MGTRYXP1_129
nF1_FF6_RECVC1	Y49	MGTRYXN1_129
pF1_FF6_XMIT1	Y43	MGTRYXP1_129
nF1_FF6_XMIT1	Y44	MGTRYXN1_129
pF1_FF6_RECVC2	W50	MGTRYXP2_129
nF1_FF6_RECVC2	W51	MGTRYXN2_129
pF1_FF6_XMIT2	W45	MGTRYXP2_129
nF1_FF6_XMIT2	W46	MGTRYXN2_129
pF1_FF6_RECVC3	V48	MGTRYXP3_129
nF1_FF6_RECVC3	V49	MGTRYXN3_129
pF1_FF6_XMIT3	V43	MGTRYXP3_129
nF1_FF6_XMIT3	V44	MGTRYXN3_129

FPGA_VU13P_A2577



XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

7.08: FPGA#1 FF#7 X4 ON QUAD V

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U201-33
V GTY QUAD 130

pF1_FF7_RECV0	U50	MGTYRXP0_130
nF1_FF7_RECV0	U51	MGTYRXN0_130
pF1_FF7_XMIT0	U45	MGTYTXP0_130
nF1_FF7_XMIT0	U46	MGTYTXN0_130
pF1_FF7_RECV1	T48	MGTYRXP1_130
nF1_FF7_RECV1	T49	MGTYRXN1_130
pF1_FF7_XMIT1	T43	MGTYTXP1_130
nF1_FF7_XMIT1	T44	MGTYTXN1_130
pF1_FF7_RECV2	R50	MGTYRXP2_130
nF1_FF7_RECV2	R51	MGTYRXN2_130
pF1_FF7_XMIT2	R45	MGTYTXP2_130
nF1_FF7_XMIT2	R46	MGTYTXN2_130
pF1_FF7_RECV3	P48	MGTYRXP3_130
nF1_FF7_RECV3	P49	MGTYRXN3_130
pF1_FF7_XMIT3	P43	MGTYTXP3_130
nF1_FF7_XMIT3	P44	MGTYTXN3_130


FPGA_VU13P_A2577

ac_pF1L_R0_V
18
ac_nF1L_R0_V
16

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF
THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY
MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS
SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is
better to leave those lanes open.
Tying all lanes together to a single resistor will create a current
loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.


APOLLO CM W/ DUAL A2577, MK1

Title
7.08: FPGA#1 FF#7 X4 ON QUAD V


Size
6089-119

Date: Wednesday, March 24, 2021 Sheet 66 of 82


Rev
A




FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

8.01: FPGA#2 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1		
Title		
8.01: FPGA#2 SM C2C ON QUAD L		
Size	Document Number	Rev
	6089-119	A
Date:	Thursday, March 18, 2021	Sheet 68 of 82

8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U202-24
AC
GTY QUAD 121

BB39	MGTYREFCLK0P_121
BB40	MGTYREFCLK0N_121
BA41	MGTYREFCLK1P_121
BA42	MGTYREFCLK1N_121
pF2_FF1_RECV11	BK34
nf2_ff1_recv11	BK35
pF2_FF1_XMIT11	BL37
nf2_ff1_xmit11	BL38
pF2_FF1_RECV10	BL32
nf2_ff1_recv10	BL33
pF2_FF1_XMIT10	BK39
nf2_ff1_xmit10	BK40
pF2_FF1_RECV9	BL46
nf2_ff1_recv9	BL47
pF2_FF1_XMIT9	BL41
nf2_ff1_xmit9	BL42
pF2_FF1_RECV8	BJ46
nf2_ff1_recv8	BJ47
pF2_FF1_XMIT8	BK43
nf2_ff1_xmit8	BK44

FPGA_VU13P_A2577

U202-25
AD
GTY QUAD 122

AY39	MGTYREFCLK0P_122
AY40	MGTYREFCLK0N_122
AW41	MGTYREFCLK1P_122
AW42	MGTYREFCLK1N_122
pF2_FF1_RECV7	BH48
nf2_ff1_recv7	BH49
pF2_FF1_XMIT7	BG41
nf2_ff1_xmit7	BG42
pF2_FF1_RECV6	BG50
nf2_ff1_recv6	BG51
pF2_FF1_XMIT6	BJ41
nf2_ff1_xmit6	BJ42
pF2_FF1_RECV5	BG46
nf2_ff1_recv5	BG47
pF2_FF1_XMIT5	BH43
nf2_ff1_xmit5	BH44
pF2_FF1_RECV4	BF48
nf2_ff1_recv4	BF49
pF2_FF1_XMIT4	BF43
nf2_ff1_xmit4	BF44

FPGA_VU13P_A2577



U202-26
AE
GTY QUAD 123

AV39	MGTYREFCLK0P_123
AV40	MGTYREFCLK0N_123
AU41	MGTYREFCLK1P_123
AU42	MGTYREFCLK1N_123
pF2_FF1_RECV3	BE50
nf2_ff1_recv3	BE51
pF2_FF1_XMIT3	BE45
nf2_ff1_xmit3	BE46
pF2_FF1_RECV2	BD48
nf2_ff1_recv2	BD49
pF2_FF1_XMIT2	BD43
nf2_ff1_xmit2	BD44
pF2_FF1_RECV1	BC50
nf2_ff1_recv1	BC51
pF2_FF1_XMIT1	BC45
nf2_ff1_xmit1	BC46
pF2_FF1_RECV0	BB48
nf2_ff1_recv0	BB49
pF2_FF1_XMIT0	BB43
nf2_ff1_xmit0	BB44



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title			
8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE			
Size	Document Number	Rev	
	6089-119		A
Date:	Thursday, March 25, 2021	Sheet	69 of 82



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

Q GTY QUAD 125

AP39
AP40
AN41
AN42

MGTREFCLK0P_125
MGTREFCLK0N_125
MGTREFCLK1P_125
MGTREFCLK1N_125

pF2_FF2_RECV11 AU50
nF2_FF2_RECV11 AU51

pF2_FF2_XMIT11 AU45
nF2_FF2_XMIT11 AU46

pF2_FF2_RECV10 AT48
nF2_FF2_RECV10 AT49

pF2_FF2_XMIT10 AT43
nF2_FF2_XMIT10 AT44

pF2_FF2_RECV9 AR50
nF2_FF2_RECV9 AR51

pF2_FF2_XMIT9 AR45
nF2_FF2_XMIT9 AR46

pF2_FF2_RECV8 AP48
nF2_FF2_RECV8 AP49

pF2_FF2_XMIT8 AP43
nF2_FF2_XMIT8 AP44

MGTYRXP0_125
MGTYRXN0_125
MGITYTXP0_125
MGITYTXN0_125
MGTYRXP1_125
MGITYRXN1_125
MGTYRXP2_125
MGTYRXN2_125
MGTYRXP3_125
MGTYRXN3_125
MGITYTXP3_125
MGITYTXN3_125

FPGA_VU13P_A2577

R GTY QUAD 126

AM39
AM40
AL41
AL42

MGTREFCLK0P_126
MGTREFCLK0N_126
MGTREFCLK1P_126
MGTREFCLK1N_126

pF2_FF2_RECV7 AN50
nF2_FF2_RECV7 AN51

pF2_FF2_XMIT7 AN45
nF2_FF2_XMIT7 AN46

pF2_FF2_RECV6 AM48
nF2_FF2_RECV6 AM49

pF2_FF2_XMIT6 AM43
nF2_FF2_XMIT6 AM44

pF2_FF2_RECV5 AL50
nF2_FF2_RECV5 AL51

pF2_FF2_XMIT5 AL45
nF2_FF2_XMIT5 AL46

pF2_FF2_RECV4 AK48
nF2_FF2_RECV4 AK49

pF2_FF2_XMIT4 AK43
nF2_FF2_XMIT4 AK44

MGTYRXP0_126
MGTYRXN0_126
MGITYTXP0_126
MGITYTXN0_126
MGTYRXP1_126
MGITYRXN1_126
MGITYTXP1_126
MGITYRXN1_126
MGTYRXP2_126
MGTYRXN2_126
MGITYTXP2_126
MGITYRXN2_126
MGTYRXP3_126
MGITYRXN3_126
MGITYTXP3_126
MGITYTXN3_126

FPGA_VU13P_A2577

S GTY QUAD 127

AJ41
AJ42
AG41
AG42

MGTREFCLK0P_127
MGTREFCLK0N_127
MGTREFCLK1P_127
MGTREFCLK1N_127

pF2_FF2_RECV3 AJ50
nF2_FF2_RECV3 AJ51

pF2_FF2_XMIT3 AJ45
nF2_FF2_XMIT3 AJ46

pF2_FF2_RECV2 AH48
nF2_FF2_RECV2 AH49

pF2_FF2_XMIT2 AH43
nF2_FF2_XMIT2 AH44

pF2_FF2_RECV1 AG50
nF2_FF2_RECV1 AG51


pF2_FF2_XMIT1 AG45
nF2_FF2_XMIT1 AG46

pF2_FF2_RECV0 AF48
nF2_FF2_RECV0 AF49


pF2_FF2_XMIT0 AF43
nF2_FF2_XMIT0 AF44

MGTYRXP0_127
MGTYRXN0_127
MGITYTXP0_127
MGITYTXN0_127
MGTYRXP1_127
MGITYRXN1_127
MGITYTXP1_127
MGITYTXN1_127
MGTYRXP2_127
MGITYRXN2_127
MGITYTXP2_127
MGITYTXN2_127
MGTYRXP3_127
MGITYRXN3_127
MGITYTXP3_127
MGITYTXN3_127

FPGA_VU13P_A2577



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1

Title			
8.03: FPGA#2 FF#2 X12 ON QUADS Q R S			
Size	Document Number	Rev	
	6089-119	A	
Date:	Thursday, March 25, 2021	Sheet	70 of 82

8.04: FPGA#2 FF#3 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U202-35 GTYQUAD 132

X
R41
R42
P39
P40
MGTYREFCLK0P_132
MGTYREFCLK0N_132
MGTYREFCLK1P_132
MGTYREFCLK1N_132

pF2_FF3_RECV11 J50
nF2_FF3_RECV11 J51
MGTYRXP0_132
MGTYRXN0_132
pF2_FF3_XMIT11 J45
nF2_FF3_XMIT11 J46
MGITYTXP0_132
MGITYTXN0_132
pF2_FF3_RECV10 H48
nF2_FF3_RECV10 H49
MGTYRXP1_132
MGTYRXN1_132
pF2_FF3_XMIT10 H43
nF2_FF3_XMIT10 H44
MGITYTXP1_132
MGITYTXN1_132
pF2_FF3_RECV9 G50
nF2_FF3_RECV9 G51
MGTYRXP2_132
MGTYRXN2_132
pF2_FF3_XMIT9 G45
nF2_FF3_XMIT9 G46
MGITYTXP2_132
MGITYTXN2_132
pF2_FF3_RECV8 F48
nF2_FF3_RECV8 F49
MGTYRXP3_132
MGTYRXN3_132
pF2_FF3_XMIT8 F43
nF2_FF3_XMIT8 F44
MGITYTXP3_132
MGITYTXN3_132

FPGA_VU13P_A2577

U202-36 GTY QUAD 133

Y
N41
N42
M39
M40
MGTYREFCLK0P_133
MGTYREFCLK0N_133
MGTYREFCLK1P_133
MGTYREFCLK1N_133

pF2_FF3_RECV7 E50
nF2_FF3_RECV7 E51
MGTYRXP0_133
MGTYRXN0_133
pF2_FF3_XMIT7 D43
nF2_FF3_XMIT7 D44
MGITYTXP0_133
MGITYTXN0_133
pF2_FF3_RECV6 D48
nF2_FF3_RECV6 D49
MGTYRXP1_133
MGTYRXN1_133
pF2_FF3_XMIT6 B43
nF2_FF3_XMIT6 B44
MGITYTXP1_133
MGITYTXN1_133
pF2_FF3_RECV5 E46
nF2_FF3_RECV5 E47
MGTYRXP2_133
MGTYRXN2_133
pF2_FF3_XMIT5 C41
nF2_FF3_XMIT5 C42
MGITYTXP2_133
MGITYTXN2_133
pF2_FF3_RECV4 C46
nF2_FF3_RECV4 C47
MGTYRXP3_133
MGTYRXN3_133
pF2_FF3_XMIT4 E41
nF2_FF3_XMIT4 E42
MGITYTXP3_133
MGITYTXN3_133

FPGA_VU13P_A2577

U202-37 GTY QUAD 134

Z
L41
L42
K39
K40
MGTYREFCLK0P_134
MGTYREFCLK0N_134
MGTYREFCLK1P_134
MGTYREFCLK1N_134

pF2_FF3_RECV3 A46
nF2_FF3_RECV3 A47
MGTYRXP0_134
MGTYRXN0_134
pF2_FF3_XMIT3 A41
nF2_FF3_XMIT3 A42
MGITYTXP0_134
MGITYTXN0_134
pF2_FF3_RECV2 A32
nF2_FF3_RECV2 A33
MGTYRXP1_134
MGTYRXN1_134
pF2_FF3_XMIT2 B39
nF2_FF3_XMIT2 B40
MGITYTXP1_134
MGITYTXN1_134
pF2_FF3_RECV1 B34
nF2_FF3_RECV1 B35
MGTYRXP2_134
MGTYRXN2_134
pF2_FF3_XMIT1 A37
nF2_FF3_XMIT1 A38
MGITYTXP2_134
MGITYTXN2_134
pF2_FF3_RECV0 C32
nF2_FF3_RECV0 C33
MGTYRXP3_134
MGTYRXN3_134
pF2_FF3_XMIT0 C37
nF2_FF3_XMIT0 C38
MGITYTXP3_134
MGITYTXN3_134



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1



Title
8.04: FPGA#2 FF#3 X12 ON QUADS X Y Z

Size Document Number
6089-119

Date: Thursday, March 25, 2021 Sheet 71 of 82



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

8.05: FPGA#2 FF#4 X4 ON QUAD AF

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U202-27
AF GTY QUAD 124

AT39	MGTYREFCLK0P_124
AT40	MGTYREFCLK0N_124
AR41	MGTYREFCLK1P_124
AR42	MGTYREFCLK1N_124
pF2_FF4_RECV0	BA50
nF2_FF4_RECV0	BA51
pF2_FF4_XMIT0	BA45
nF2_FF4_XMIT0	BA46
pF2_FF4_RECV1	AY48
nF2_FF4_RECV1	AY49
pF2_FF4_XMIT1	AY43
nF2_FF4_XMIT1	AY44
pF2_FF4_RECV2	AW50
nF2_FF4_RECV2	AW51
pF2_FF4_XMIT2	AW45
nF2_FF4_XMIT2	AW46
pF2_FF4_RECV3	AV48
nF2_FF4_RECV3	AV49
pF2_FF4_XMIT3	AV43
nF2_FF4_XMIT3	AV44

FPGA_VU13P_A2577

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


ac_pF2L_R0_AF 18 >>

ac_nF2L_R0_AF 16 >>

ac_pF2L_R1_AF 19 >>

ac_nF2L_R1_AF 19 >>

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title		
8.05: FPGA#2 FF#4 X4 ON QUAD AF		
Size	Document Number	Rev
	6089-119	A
Date:	Wednesday, March 31, 2021	Sheet 72 of 82

8.06: FPGA#2 FF#5 X4 ON QUAD T

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


U202-31
GTU QUAD 128

AE41
AE42
AC41
AC42

MGTREFCLK0P_128
MGTREFCLK0N_128
MGTREFCLK1P_128
MGTREFCLK1N_128

pF2_FF5_RECV0 AE50
nF2_FF5_RECV0 AE51
pF2_FF5_XMIT0 AE45
nF2_FF5_XMIT0 AE46
pF2_FF5_RECV1 AD48
nF2_FF5_RECV1 AD49
pF2_FF5_XMIT1 AD43
nF2_FF5_XMIT1 AD44
pF2_FF5_RECV2 AC50
nF2_FF5_RECV2 AC51
pF2_FF5_XMIT2 AC45
nF2_FF5_XMIT2 AC46
pF2_FF5_RECV3 AB48
nF2_FF5_RECV3 AB49
pF2_FF5_XMIT3 AB43
nF2_FF5_XMIT3 AB44

FPGA_VU13P_A2577



APOLLO CM W/ DUAL A2577, MK1

Title
8.06: FPGA#2 FF#5 X4 ON QUAD T

Size
6089-119

Document Number

Date: Wednesday, March 24, 2021

Sheet 73 of 82

Rev
A

8.07: FPGA#2 FF#6 X4 ON QUAD U

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U202:32
GTU QUAD 129

U


AA41
AA42
Y39
Y40

MGTREFCLK0P_129
MGTREFCLK0N_129
MGTREFCLK1P_129
MGTREFCLK1N_129

pF2_FF6_RECV0	AA50	MGTYRXP0_129
nF2_FF6_RECV0	AA51	MGTYRXN0_129
pF2_FF6_XMIT0	AA45	MGTYTXP0_129
nF2_FF6_XMIT0	AA46	MGTYTXN0_129
pF2_FF6_RECV1	Y48	MGTYRXP1_129
nF2_FF6_RECV1	Y49	MGTYRXN1_129
pF2_FF6_XMIT1	Y43	MGTYTXP1_129
nF2_FF6_XMIT1	Y44	MGTYTXN1_129
pF2_FF6_RECV2	W50	MGTYRXP2_129
nF2_FF6_RECV2	W51	MGTYRXN2_129
pF2_FF6_XMIT2	W45	MGTYTXP2_129
nF2_FF6_XMIT2	W46	MGTYTXN2_129
pF2_FF6_RECV3	V48	MGTYRXP3_129
nF2_FF6_RECV3	V49	MGTYRXN3_129
pF2_FF6_XMIT3	V43	MGTYTXP3_129
nF2_FF6_XMIT3	V44	MGTYTXN3_129

FPGA_VU13P_A2577

ac_pF2L_R0_U
18
ac_nF2L_R0_U
18
ac_pF2L_R1_U
19
ac_nF2L_R1_U
19




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
8.07: FPGA#2 FF#6 X4 ON QUAD U

Size
6089-119

Date: Wednesday, March 24, 2021 Sheet 74 of 82

Rev
A

8.08: FPGA#2 FF#7 X4 ON QUAD V

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U202:33
V GTY QUAD 130

W41	MGTREFCLK0P_130
W42	MGTREFCLK0N_130
V39	MGTREFCLK1P_130
V40	MGTREFCLK1N_130
pF2_FF7_RECV0	U50
nF2_FF7_RECV0	U51
pF2_FF7_XMIT0	U45
nF2_FF7_XMIT0	U46
pF2_FF7_RECV1	T48
nF2_FF7_RECV1	T49
pF2_FF7_XMIT1	T43
nF2_FF7_XMIT1	T44
pF2_FF7_RECV2	R50
nF2_FF7_RECV2	R51
pF2_FF7_XMIT2	R45
nF2_FF7_XMIT2	R46
pF2_FF7_RECV3	P48
nF2_FF7_RECV3	P49
pF2_FF7_XMIT3	P43
nF2_FF7_XMIT3	P44
MGTYRXP0_130	MGTYRXN0_130
MGTYTXP0_130	MGTYTXN0_130
MGTYRXP1_130	MGTYRXN1_130
MGTYTXP1_130	MGTYTXN1_130
MGTYRXP2_130	MGTYRXN2_130
MGTYTXP2_130	MGTYTXN2_130
MGTYRXP3_130	MGTYRXN3_130
MGTYTXP3_130	MGTYTXN3_130


FPGA_VU13P_A2577

ac_pF2L_R0_V
18
ac_nF2L_R0_V
16

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF
THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY
MODULES ON THE SAME FPGA SHARE A COMMON RESET.


THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS
SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is
better to leave those lanes open.
Tying all lanes together to a single resistor will create a current
loop that can worsen crosstalk.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.





APOLLO CM W/ DUAL A2577, MK1

Title
8.08: FPGA#2 FF#7 X4 ON QUAD V


Size
6089-119

Date: Wednesday, March 24, 2021 Sheet 75 of 82


Rev
A




FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577






FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H


Size Document Number 6089-119 Rev A

Date: Thursday, March 18, 2021 Sheet 77 of 82


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577







FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.


THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.


FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D


Size Document Number 6089-119 Rev A

Date: Thursday, March 18, 2021 Sheet 78 of 82


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577






FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M


Size Document Number 6089-119 Rev A

Date: Thursday, March 18, 2021 Sheet 79 of 82


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577






FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577




FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

FPGA#1




UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.




REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.



FPGA#2




THESE SHAPES DEFINE MECHANICAL OBJECTS
THAT SHOULD BE IN THE BILL OF MATERIALS.




BRACKETS FOR SUPPORTING A SUB-FRONT PANEL

THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.







SPLICE_PLATE2_APOLLO







SPLICE_PLATE2_APOLLO

THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINK



THESE HOLES ARE FOR MOUNTING THE LGA80D HEATSINK



THESE BRACKETS ARE FOR MOUNTING THE COVERS.
THE BRACKETS ATTACH ON THE BOTTOM SIDE OF
THE BOARD.

