

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:


- 1: NOTES AND BLOCK DIAGRAMS
- 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT)
- 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:


- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with “PG” are “Power Good” signals from power modules.
- 5) Signal names starting with “EN” are “Enable” signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

TO DO:


Apollo CM Dual A2577: Dual VU13P



Apollo CM Dual A2577: Single VU13P with Jumper Board (off-the-self Interposers)




Apollo CM Dual A2577: Single VU13P



Rev 38, 25 Jan 2022

Apollo CM Dual A2577: Dual VU9P




Apollo CM Dual A2577: Six Off-the-shelf Interposer connections

This diagram shows interposer locations and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board because they are not used for FireFly connections in this design.

QUADS #1 #2	QUADS #1 #2
230 225	125
229 226	126 } FF x 12
228 227	127
227 228	128 FF x 4
226 229	129 FF x 4


The blue arrows show that the jumper board connects FPGA#2 site signals from the quad 126 pins to the quad 226 pins. The signals are routed on the main PCB to connect to the quad 230 pins on FPGA#1.






Rev 38, 25 Jan 2022

9



Apollo CM Dual A2577: Power Distribution



Apollo CM Dual A2577: Utility Clock / Reference Clock 0 (R0) Distribution




THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.



Rev 38, 25 Jan 2022

Apollo CM Dual A2577: External Clock Sources

ATCA Clock and TCDS Clock/Data



Rev 39, 12 Feb 2023

APOLLO CM W/ DUAL A2577, MK1

1.10: EXTERNAL CLOCKS


6089-119

Monday, February 13, 2023 Sheet 10 of 84

Rev B

Apollo CM Dual A2577: TCDS Simplified

ATCA Clock and TCDS Clock/Data



Rev 39, 12 Feb 2023

14

POWER CONTROL GPIO

Pin	Signal
30	SM_SOFT_PWR_EN
31	PG_3V3
32	PG_1V8
22	PG_4V0
42	PG_F1_INT_A
43	PG_F1_INT_B
44	PG_F1_AVCC
45	PG_F1_AVTT
46	PG_F1_VCCAUX
57	PG_F2_INT_A
58	PG_F2_INT_B
59	PG_F2_AVCC
60	PG_F2_AVTT
61	PG_F2_VCCAUX
78	CM_TO_SM_PWR_OK
77	EN_3V3
78	EN_1V8
81	EN_F1_INT
82	EN_F1_AVCC
83	EN_F1_AVTT
84	EN_F1_VCCAUX
85	EN_F2_INT
88	EN_F2_AVCC
93	EN_F2_AVTT
94	EN_F2_VCCAUX

MISC. GPIO


Pin	Signal
62	F1_CFG_DONE
71	F2_CFG_DONE
72	F1_TO_MCU
73	F2_TO_MCU
102	FPGA_CFG_FROM_FLASH
103	F1_CFG_START
23	F2_CFG_START
74	MCU_TO_F1
75	MCU_TO_F2
104	MCU_LED_RED
105	MCU_LED_GREEN
106	MCU_LED_BLUE
107	ID_EEPROM_WP
108	JTAG_FROM_SM
109	SPARE_GPIO3 (TP5)
110	SPARE_GPIO2 (TP4)
111	SPARE_GPIO0 (TP3)
112	SPARE_GPIO1 (TP2)
116	F1_C2C_OK
117	F2_C2C_OK
118	/F1_INSTALLED
119	/F2_INSTALLED

NOT SHOWN:

- 1) JTAG (4)
- 2) POWER (28)
- 3) CLOCKING (4)
- 4) CONTROL (3)



2.01: SM POWER AND CONTROL CONNECTOR



I2C0 IS A SLAVE INTERFACE. IT IS CONNECTED TO THE IPMC ON THE SM.


I2C8 CAN BE A MASTER OR A SLAVE. IT IS USED TO GET MONITORING DATA INTO THE ZYNQ. ON CMv1, THIS IS THE UART#4 PATH. IT IS CONNECTED TO THE ZYNQ ON THE SM.

I2C6 IS AVAILABLE FOR FUTURE USE. IT IS CONNECTED TO THE CPLD ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C7 PINS ARE INITIALLY USED FOR UART#3 CONNECTIONS TO THE IPMC ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C9 PINS ARE INITIALLY USED FOR UART#0 CONNECTIONS TO THE ZYNQ ON THE SM. THIS PROVIDES A BOOTLOADER FUNCTION FOR THE MCU. PULLUPS ARE NOT INSTALLED.


IF THE SERVICE BLADE HAS I2C PULLUP RESISTORS, THEN THESE RESISTORS SHOULD BE A LARGE VALUE, JUST SUFFICIENT TO HOLD THE CONTROLLER INPUTS HIGH. IF THE SERVICE BLADE DOES NOT HAVE I2C PULLUP RESISTORS, THEN THESE NEED TO BE AN APPROPRIATE VALUE FOR I2C OPERATION.



THIS CONNECTOR IS FOR A STANDALONE USB-TO-UART CABLE. SEE DIGIKEY 768-1015 (FTDI TTL-232R-3V3). THE FACTORY CONNECTOR NEEDS TO BE REPLACED WITH A 6-PIN 2MM PLUG.

THIS SHOULD ONLY BE USED WHEN THE CM IS NOT MATED TO AN SM.



MCU UART



TM4C SLAVE I2C ADDR = 0X40

TM4C1290 I2C ADDRESS: ASSIGN A SLAVE ADDRESS TO THIS DEVICE BY WRITING A VALUE INTO THE "I2CSOAR" REGISTER.

BENCHTOP POWER INLET




/PS_RST IS NOT USED IN THIS DESIGN

ZERO-OHM RESISTORS ON PIN 4 AND PIN 20 ARE PLACED ADJACENT TO EACH OTHER. IF "TX" AND "RX" NEED TO BE SWAPPED, REMOVE AND ROTATE THE JUMPERS BY 90 DEGREES.

THE SAME IS TRUE FOR THE RESISTORS ON PIN 5 AND PIN 21.


IN ROW 2, PINS 1, 4, 6, AND 8 ARE "GND" ON SMv1. A CMv2 BOARD MUST BE ABLE TO TOLERATE A HARD GND CONNECTION ON THESE PINS IN CASE IT IS CONNECTED TO AN SMv1.

IF THE MCU IS DRIVING AN OUTPUT HIGH, AND THE SIGNAL IS SHORTED TO GND, A 270 OHM RESISTOR WILL LIMIT THE CURRENT TO 12 MA. THE RESISTOR POWER WILL BE 0.04 WATTS.




THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.

FPGA#1 AND BACKPLANE CLOCK SIGNALS




ERM8-013-RA-2X13



ROW 1-1 (PIN 1)
ROW 2-1 (PIN 2)
ROW 1-13 (PIN 25)
ROW 2-13 (PIN 26)

ERM8-013-01-L-D-RA-DS

FPGA#2 SIGNALS




ERM8-013-RA-2X13

THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.

2.03: MCU AND FPGA JTAG

THE FPGA JTAG REFERENCE IS 3.3 VOLTS.



FRONT PANEL
FPGA JTAG

SM JTAG

FP JTAG


SM JTAG

FP JTAG

SM JTAG

FP JTAG


THE TEST POINT ON PIN 2 IS AVAILABLE FOR ADDING ANOTHER SIGNAL FROM THE SEGGER.



FRONT PANEL
MCU JTAG

THE MCU CAN BE RUN IN "JTAG" MODE OR "ARM SWD" MODE.

THE MCU HAS INTERNAL PULLUPS ENABLED ON ALL FOUR JTAG SIGNALS. REFER TO SECTION 4.3.1 OF THE TM4C1290NCPDT MANUAL.



THE TEST POINTS ON PINS 109 AND 110 ARE AVAILABLE FOR DEBUGGING OR MEETING NEW REQUIREMENTS.

FPGA#2
JTAG
BYPASS

IF THE FPGA IS INSTALLED AND PART OF THE JTAG CHAIN, INSTALL 0.0 OHM AT "IN CHAIN" SITE, AND OMIT 0.0 OHM AT "BYPASS" SITE.

IF THE FPGA IS NOT INSTALLED, INSTALL 0.0 OHM AT "BYPASS" SITE, AND OMIT 0.0 OHM AT "IN CHAIN" SITE.


FPGA#2

FPGA#1


FP JTAG

THESE VOLTAGE TRANSLATORS CONVERT THE 1.8 VOLT LOGIC LEVEL FROM THE LAST FPGA TO THE 3.3 VOLT LOGIC LEVEL USED ON THE SM OR THE EXTERNAL PROGRAMMER.

SM JTAG




ELIMINATE THESE TWO PARTS ON THE NEXT BOARD REVISION. THE SOLDER PASTE SCREENS WILL NEED TO BE REMADE.



APOLLO CM W/ DUAL A2577, MK1


Title		
2.03: MCU AND FPGA JTAG		
Size	Document Number	Rev
	6089-119	B
Date:	Tuesday, January 25, 2022	Sheet 15 of 84

APOLLO CM W/ DUAL A2577, MK1



Size	Document Number 6089-119	Rev B
Date:	Wednesday, January 05, 2022	Sheet 16 of 84

2.05: UTILITY CLOCK



2.06: REFCLK SYNTHESIZER R0A

THE POLARITY IS SWAPPED TO SIMPLIFY BOARD LAYOUT.

THIS OSCILLATOR HAS A STANDARD VALUE OF 322.265625 MHZ AND AN LVDS OUTPUT. INITIAL P/N 545BAA000274BBG

THE LAST "A" IN "BAA" INDICATES THAT THE OUTPUT ENABLE IS ON PIN 1 AND IS ACTIVE-HI. THE DEVICE CLAIMS TO HAVE AN INTERNAL PULLUP ON PIN 1. RESISTOR PADS ARE PROVIDED IN CASE SOMETHING DIFFERENT IS NEEDED.

FROM SYNTH
"R0_B"

F2 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
4X FIREFLYS

F1 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 LEFT QUADS
12X FIREFLYS

F2 R0 LEFT QUADS
4X FIREFLYS

SYNTH "R0_B"

APOLLO CM W/ DUAL A2577, MK1

2.06: REFCLK SYNTHESIZER R0A

6089-119

Rev
B

Date: Wednesday, January 05, 2022 Sheet 18 of 84

2.07: REFCLK SYNTHESIZER R0B


THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.

FROM SYNTH
"R0_A"

ac_pSYN_R0B_IN0 18
ac_nSYN_R0B_IN0 18


LHC_CLK
ALWAYS 40 MHZ

bc_pLHC_CLK_IN 14
bc_nLHC_CLK_IN 14





OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS EXTERNAL CLOCK.

THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE. SEE SHEET 2.07 FOR A PICTURE.



DO NOT USE PINS 20,21 TO MAINTAIN COMPATIBILITY WITH THE SI5341.



F2 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 RIGHT QUADS
4X FIREFLYS

F1 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
4X FIREFLYS

F1 R0 LEFT QUADS
12X FIREFLYS

F2 R0 LEFT QUADS
12X FIREFLYS


F2 R0 LEFT QUADS
4X FIREFLYS

TO SYNTH
"R0_A"



A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

A LOW LEVEL ON THE "/OE" PIN WILL
ENABLE THE OUTPUTS. THE CHIP
HAS AN INTERNAL PULLDOWN.

THE "FINC" AND "FDEC" PINS HAVE
INTERNAL PULLDOWNS AND CAN
BE LEFT UNCONNECTED.



I2C ADDR = 0X77
REFCLK R0B SYNTHESIZER



ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR




APOLLO CM W/ DUAL A2577, MK1

2.07: REFCLK SYNTHESIZER R0B


Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 19 of 84




2.09: REFCLK SYNTHESIZER R1A





A HI LEVEL ON THE "I2C_SEL" PIN ENABLES I2C PROGRAMMING MODE. THE CHIP HAS AN INTERNAL PULLUP.



ZERO-DELAY FEEDBACK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT



DO NOT USE PINS 20,21 TO MAINTAIN COMPATIBILITY WITH THE SI5341.




ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR




APOLLO CM W/ DUAL A2577, MK1


2.09: REFCLK SYNTHESIZER R1A

Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 21 of 84



2.10: REFCLK SYNTHESIZER R1B



2.11: REFCLK SYNTHESIZER R1C




2.12: LEDS AND LEVEL SHIFTERS



THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE ZYNQ ON THE SM IS THE TCDS ENDPOINT.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "AB" QUADS ARE DEDICATED TO TCDS SIGNALS. THE "L" QUADS CONTAIN BOTH TCDS AND C2C FUNCTIONS. TCDS AND C2C NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS



THESE ARE NOT MECHANICAL SWITCHES. THEY ARE A COLLECTION OF PADS THAT ALLOW JUMPERS TO ROUTE SIGNALS IN THE DESIRED DIRECTION.

THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM.

THE "SWITCHES" ARE SHOWN IN THE "DOWN" POSITION.

IN THE "UP" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS AND THE LOCALLY REPEATED TCDS SIGNALS ARE ALL LOCATED IN THE SAME GTY QUAD (120).

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_A" CONNECTION ON CHANNEL 3. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_A" CONNECTION ON CHANNEL 2.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_A" CONNECTION ON CHANNEL 3. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0.

IN THE "MIDDLE" POSITION, THE SM IS THE TCDS ENDPOINT. EACH FPGA HAS ITS OWN CONNECTION TO THE SM. NO CROSS CONNECTIONS BETWEEN THE TWO FPGAS ARE USED.

"TTC-TYPE" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS RECEIVED BY FPGA#2 USING THE "CON2_TCDS_MIXED_IN / CON2_TCDS_IN" CONNECTION ON CHANNEL 0.


"TTS-TYPE" RESPONSE DATA FROM FPGA#1 IS SENT TO THE SM USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS SENT TO THE SM USING THE "CON2_TCDS_OUT / CONN2_TCDS_MIXED_OUT" CONNECTION ON CHANNEL 0. THE SM MERGES THE "TTS" RESPONSE DATA FROM THE TWO FPGAS.

IN THE "DOWN" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS ARE CONNECTED TO GTY QUAD 120. RELAYING THE "TTC-TYPE" DATA TO FPGA#2 AND THE SM IS DONE IN A DIFFERENT GTY QUAD, QUAD 220. THE "TTS-TYPE" RESPONSE DATA FROM FPGA#2 AND THE SM IS RECEIVED IN QUAD 220. IT IS COMBINED WITH "TTS-TYPE" DATA FROM FPGA#1 AND SENT TO THE ATCA BACKPLANE FROM QUAD 120.

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0 OF QUAD 220.

2.13: C2C_AND_TCDS_QUADS




APOLLO CM W/ DUAL A2577, MK1

2.13: C2C_AND_TCDS_QUADS

Size Document Number 6089-119 Rev B

Date: Wednesday, January 05, 2022 Sheet 25 of 84

3.01: POWER MANAGEMENT M3V3



GENERAL NOTES:

V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.


UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE
- NOTE 4 OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.01: POWER MANAGEMENT M3V3			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	26 of 84

3.02: POWER GLOBAL 3.3V AND 1.8V



SPECIFIC NOTES:


- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME. FOR 3.3V, THE FREQUENCY SHOULD BE HIGH IN ORDER TO REDUCR THE PEAK CURRENT.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=11K SELECTS 2-OUTPUT @ 35A(avg)/45A(ovc) EACH.
- NOTE 5 THE POWER GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS. WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 147K FOR 3.3V
RSET = 61.9K FOR 1.8V
- NOTE 9 SPREAD THESE CAPACITORS AROUND THE BOARD

GENERAL NOTES:

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.02: POWER GLOBAL 3.3V AND 1.8V		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 27 of 84

3.03: POWER FPGA#1 INTERNAL




NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- | | | |
|----------------------|---------|---------------------------|
| V_3V3/V_1V8: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F1_AVCC/V_F1_AVTT: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F2_AVCC/V_F2_AVTT: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F1_INT MASTER: | R=12.1K | -> ADDR = 0X44 |
| V_F1_INT SLAVE: | R=11K | -> ADDR = 0X43 |
| V_F2_INT MASTER: | R=12.1K | -> ADDR = 0X44 |
| V_F2_INT SLAVE: | R=11K | -> ADDR = 0X43 |
- NOTE 3 THE RESISTOR ON THE "ASRCRFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(avg)/50A(ovc) EACH.

- NOTE 5 THE POWER GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES. RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 16.2K FOR 0.85V
- NOTE 9 THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".
- NOTE 10 PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.03: POWER FPGA#1 INTERNAL		
Size	Document Number	Rev
	6089-119	B
Date:	Thursday, January 06, 2022	Sheet 28 of 84

3.04: POWER FPGA#1 GTY TRANSCEIVER



GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
 GTY_AVCC = 11.5 AMPS
 GTY_AVTT = 30 AMPS
 GTY_VCCAUX = 2.5 AMPS

PLACE ALL OF THE CAPACITORS ON THIS SHEET
NEAR THE ASSOCIATED REGULATOR

SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.

OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.

NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.

V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43

NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.

WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.

NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.

R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.

NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.

UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.

IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.

NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.

THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.

NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V


NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.

NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

APOLLO CM W/ DUAL A2577, MK1			
Title 3.04: POWER FPGA#1 GTY TRANSCEIVER			
Size	Document Number 6089-119		Rev B
Date:	Thursday, January 06, 2022	Sheet	29 of 84

3.05: POWER FPGA#2 INTERNAL




NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- | | | |
|----------------------|---------|---------------------------|
| V_3V3/V_1V8: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F1_AVCC/V_F1_AVTT: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F2_AVCC/V_F2_AVTT: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F1_INT MASTER: | R=12.1K | -> ADDR = 0X44 |
| V_F1_INT SLAVE: | R=11K | -> ADDR = 0X43 |
| V_F2_INT MASTER: | R=12.1K | -> ADDR = 0X44 |
| V_F2_INT SLAVE: | R=11K | -> ADDR = 0X43 |
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(avg)/50A(ovc) EACH.

- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 16.2K FOR 0.85V
- NOTE 9 THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".

3.06: POWER FPGA#2 GTY TRANSCEIVER



EN_F2_AVCC
34
EN_F2_AVTT
34
PG_F2_AVCC
34
PG_F2_AVTT
34
I2C_SCL_F2_GTY_PWR
36
I2C_SDA_F2_GTY_PWR
36

I2C ADDR = 0X40 (AND 0X41)

EN_F2_VCCAUX
34

V_F2_AVCC = 0.9 V

V_F2_AVTT = 1.2 V

SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
23.7K SELECTS 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.


GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.06: POWER FPGA#2 GTY TRANSCEIVER			
Size	Document Number		Rev
	6089-119		B
Date:	Thursday, January 06, 2022	Sheet	31 of 84

3.07: POWER FOR FF X12 XMIT



V_4V0 IS USED TO SUPPLY THE 3.8 VOLT REGULATORS FOR THE 12-LANE FIREFLY TRANSMITTERS.



NOTE 1 THE LDO06C DOES NOT REQUIRE ANY EXTERNAL INPUT OR OUTPUT CAPACITORS.

NOTE 2 THE LDO06C IS ENABLED AT THE SAME TIME AS THE BOARD-WIDE 3.3V SUPPLY.

NOTE 3 LDO06C OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 4.0 VOLTS, $R = 347$ OHMS

NOTE 4 THE MONITORING CHIP EXPECTS 1.8 VOLTS AT THE INPUT, SO THE 4.0 VOLTS IS DIVIDED.

NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

NOTE 6 V_4V0 IS ONLY CONNECTED ONTHIS PAGE, EXCEPT FOR MEASURING BY THE MCU ADC.

NOTE 7 THE TPS73601 REGULATOR SHOULD NOT BE ENABLED UNTIL THE FIREFLY TRANSMITTER TYPE HAS BEEN DETERMINED AND THE VOLTAGE SWITCH IS FOUND TO BE IN THE CORRECT POSITION.

NOTE 8 PULLDOWNS ARE NEEDED ON THE CONTROL INPUTS, SINCE THE I2C DRIVER DEVICES NEED TO BE CONFIGURED AS OUTPUTS BEFORE THEY CAN CONTOL THE LOGIC LEVEL. THE I2C DRIVERS HAVE A BUILT-IN 100K PULLUP.

NOTE 9 THE TPS73601 OUTPUT VOLTAGE IS CALCULATED BY:
 $V_{OUT} = 1.204 * ((R_{top} + R_{bot}) / R_{bot})$
IF $R_{top} = 60.4k$ AND $R_{bot} = 28k$, THEN $V_{OUT} = 3.8$ V

NOTE 10 THE SWITCH IS SHOWN IN THE POSITION TO PROVIDE 3.8 VOLTS TO THE FIREFLY TRANSMITTER. THE "*_3V8_SEL" SIGNAL WILL BE HIGH.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1


Title
3.07: POWER FOR FF X12 XMIT

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 32 of 84

Rev
B


3.08: VOLT, CUR, TEMP MEASURE



THE ANTI-ALIASING CUTOFF FREQUENCY IS 15.9 KHZ


A 16 MHZ ADC CLOCK PROVIDES A SAMPLING RATE OF 1 MEGA-SAMPLES PER SECOND. IF ALL 20 ADC CHANNELS ARE USED, THE SAMPLE RATE PER CHANNEL IS 50 KILO-SAMPLES PER SECOND. AND THE NYQUIST FREQUENCY IS 25 KHZ.

THE MAXIMUM SOURCE IMPEDANCE FEEDING THE ADC INPUTS
IS 500 OHMS.



APOLLO CM W/ DUAL A2577, MK1			
Title			
3.08: VOLT, CUR, TEMP MEASURE			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	33 of 84



3.09: POWER CONTROL



THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN V_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.09: POWER CONTROL			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	34 of 84

4.01: I2C CONTROLLER



THIS EEPROM IS FOR STORING UNCHANGING INFORMATION, LIKE SERIAL NUMBERS OR OTHER BOARD IDENTIFIERS.

THE EEPROM IS CONNECTED TO THE I2C BUS THAT RUNS THE CLOCKING CHIPS.

R/W I2C ADDR = 0X50

SEC/CONF I2C ADDR = 0X58

24CS512 I2C ADDRESS:
EEPROM READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
SECURITY OR CONFIGURATION REGISTER
1 0 1 1 A2 A1 A0
RANGE 0X58 TO 0X5F

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

24LCS52 I2C ADDRESS:
READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
WRITE-PROTECT REGISTER
0 1 1 0 A2 A1 A0

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

R/W I2C ADDR = 0X50

WP I2C ADDR = 0X30

APOLLO CM W/ DUAL A2577, MK1

Title
4.01: I2C CONTROLLER


Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 35 of 84

Rev
B

4.02: I2C POWER CONTROL

POWER THE PULLUPS AND THE BUFFERS FROM V_M3V3 SO THAT THE I2C BUS WILL WORK WHILE CONTROLLING THE REGULAR V_3V3 SUPPLY.




I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.


4.03: I2C CLOCK CONTROL



APOLLO CM W/ DUAL A2577, MK1

Title		
4.03: I2C CLOCK CONTROL		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 37 of 84

4.04: I2C FPGA INTERNALS




A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

APOLLO CM W/ DUAL A2577, MK1		
Title		
4.04: I2C FPGA INTERNALS		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 38 of 84



4.05: I2C FPGA#1 OPTICS

I2C_SCL_F1_OPTICS
35
I2C_SDA_F1_OPTICS
35
/I2C_RESET_F1_OPTICS
35





I2C ADDR = 0X70

I2C_SCL_F1_FF1_XMIT 62
I2C_SDA_F1_FF1_XMIT 62
I2C_SCL_F1_FF1_RECV 62
I2C_SDA_F1_FF1_RECV 62
I2C_SCL_F1_FF4_XCVR 65
I2C_SDA_F1_FF4_XCVR 65
I2C_SCL_F1_FF2_XMIT 63
I2C_SDA_F1_FF2_XMIT 63
I2C_SCL_F1_FF2_RECV 63
I2C_SDA_F1_FF2_RECV 63



I2C ADDR = 0X20





I2C ADDR = 0X71

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

I2C_SCL_F1_FF5_XCVR 66
I2C_SDA_F1_FF5_XCVR 66
I2C_SCL_F1_FF6_XCVR 67
I2C_SDA_F1_FF6_XCVR 67
I2C_SCL_F1_FF7_XCVR 68
I2C_SDA_F1_FF7_XCVR 68
I2C_SCL_F1_FF3_XMIT 64
I2C_SDA_F1_FF3_XMIT 64
I2C_SCL_F1_FF3_RECV 64
I2C_SDA_F1_FF3_RECV 64



I2C ADDR = 0X21



TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

APOLLO CM W/ DUAL A2577, MK1

4.05: I2C FPGA#1 OPTICS

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 39 of 84

Rev
B

4.06: I2C FPGA#2 OPTICS

D

C

B

A


D

C

B



A

I2C_SCL_F2_OPTICS
35
I2C_SDA_F2_OPTICS
35
/I2C_RESET_F2_OPTICS
35




I2C ADDR = 0X70

I2C_SCL_F2_FF1_XMIT
71
I2C_SDA_F2_FF1_XMIT
71
I2C_SCL_F2_FF1_RECV
71
I2C_SDA_F2_FF1_RECV
71
I2C_SCL_F2_FF4_XCVR
74
I2C_SDA_F2_FF4_XCVR
74
I2C_SCL_F2_FF2_XMIT
72
I2C_SDA_F2_FF2_XMIT
72
I2C_SCL_F2_FF2_RECV
72
I2C_SDA_F2_FF2_RECV
72




I2C ADDR = 0X20



INPUT

INPUT





I2C ADDR = 0X71

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

I2C_SCL_F2_FF5_XCVR
75
I2C_SDA_F2_FF5_XCVR
75
I2C_SCL_F2_FF6_XCVR
76
I2C_SDA_F2_FF6_XCVR
76
I2C_SCL_F2_FF7_XCVR
77
I2C_SDA_F2_FF7_XCVR
77
I2C_SCL_F2_FF3_XMIT
73
I2C_SDA_F2_FF3_XMIT
73
I2C_SCL_F2_FF3_RECV
73
I2C_SDA_F2_FF3_RECV
73



I2C ADDR = 0X21



INPUT

OUTPUT

INPUT

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

APOLLO CM W/ DUAL A2577, MK1

4.06: I2C FPGA#2 OPTICS


6089-119

Wednesday, January 05, 2022

Sheet 40 of 84

Rev B



5.01: FPGA#1 GND



IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F1_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.

5.02: FPGA#1 POWER INTERNAL



BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"

APOLLO CM W/ DUAL A2577, MK1




Title
5.02: FPGA#1 POWER INTERNAL

Size Document Number
6089-119

Rev
B

Date: Wednesday, January 05, 2022 Sheet 42 of 84

5.03: FPGA#1 GTY TRANSCEIVER POWER



REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTTRREF RESISTOR.


PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM W/ DUAL A2577, MK1		
Title		
5.03: FPGA#1 GTY TRANSCEIVER POWER		
Size	Document Number	Rev
	6089-119	B
Date:	Wednesday, January 05, 2022	Sheet 43 of 84

FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2.

FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3.

ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS.



THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63

5.06 FPGA#1 I/O SLR0



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

nF1_TEST_CONN_0 >>
50
pF1_TEST_CONN_0 >>
50

pF1_TEST_CONN_5 >>
50
nF1_TEST_CONN_6 >>
50


nF1_TEST_CONN_4 >>
50
pF1_TEST_CONN_4 >>
50
nF1_TEST_CONN_3 >>
50
pF1_TEST_CONN_3 >>
50
nF1_TEST_CONN_2 >>
50
pF1_TEST_CONN_2 >>
50
nF1_TEST_CONN_1 >>
50
pF1_TEST_CONN_1 >>
50

THIS IS THE 40 MHZ RECOVERED TCDS CLOCK. USING BANK 62 KEEPS THIS IN THE SAME SLR AS THE TCDS LOGIC.

bc_nF1_TCDS_RECOV_CLK >>
22
bc_pF1_TCDS_RECOV_CLK >>
22


nF2F1_SPARE2 >>
58
pF2F1_SPARE2 >>
58
nF2F1_SPARE1 >>
58
pF2F1_SPARE1 >>
58
nF2F1_SPARE0 >>
58
pF2F1_SPARE0 >>
58

R317 240 0402
GND <-



AV28 R377 1K 0402
GND <-

OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

FPGA_VU13P_A2577

FPGA_VU13P_A2577

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
5.06 FPGA#1 I/O SLR0

Size	Document Number	Rev
	6089-119	B

Date: Wednesday, January 05, 2022 Sheet 46 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.

5.07 FPGA#1 I/O SLR1


SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

I2C_SDA_F1_SYSMON 35
I2C_SCL_F1_SYSMON 38



F1 LOGIC
TCDS 40MHZ INPUT



BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.

APOLLO CM W/ DUAL A2577, MK1			
Title			
5.07 FPGA#1 I/O SLR1			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022		Sheet 47 of 84


THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
G	70	67
H	71	68

THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD OSCILLATOR, EITHER DIRECTLY OR THROUGH A SYNTHESIZER. THEY MUST BE CONNECTED TO A GLOBAL CLOCK INPUT.



VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE.

GND



FPGA_VU13P_A2577

THE TRI-COLOR LED IS CONNECTED TO DIFFERENT PINS ON EACH FPGA, IN ORDER TO SIMPLIFY LAYOUT.



PIN B29 IS PULLED HIGH ON FPGA#1 AND IS TIED TO GND ON FPGA#2. IT ALLOWS THE FIRMWARE TO KNOW WHICH FPGA IT IS RUNNING IN.

THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA


FPGA_VU13P_A2577

5.09: FPGA#1 I/O SLR3


THE "F1_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.


SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title

5.09: FPGA#1 I/O SLR3

Size

Document Number

6089-119

Rev

B

Date:

Wednesday, January 05, 2022

Sheet

49

of


84

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



6.01: FPGA#2 GND





IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "F2_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.

APOLLO CM W/ DUAL A2577, MK1			
Title			
6.01: FPGA#2 GND			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022		
Sheet	51	of	84


6.02: FPGA#2 POWER INTERNAL




BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"

APOLLO CM W/ DUAL A2577, MK1			
Title			
6.02: FPGA#2 POWER INTERNAL			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	52 of 84

6.03: FPGA#2 GTY TRANSCEIVER POWER



FPGA_VU13P_A2577



FPGA_VU13P_A2577


FPGA_VU13P_A2577


REFER TO THE GTY USER GUIDE FOR DETAILS OF
TRACE ROUTING FOR THE MGTRREF RESISTOR

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS

APOLLO CM W/ DUAL A2577, MK1			
Title 6.03: FPGA#2 GTY TRANSCEIVER POWER			
Size	Document Number 6089-119		Rev B
Date:	Wednesday, January 05, 2022	Sheet 53 of 84	

6.04: FPGA#2 CONFIGURATION





THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63

6.06 FPGA#2 I/O SLR0

OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

APOLLO CM W/ DUAL A2577, MK1

Title
6.06 FPGA#2 I/O SLR0

Size	Document Number 6089-119	Rev B
------	-----------------------------	----------

Date: Wednesday, January 05, 2022 Sheet 56 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.

6.07 FPGA#2 I/O SLR1

SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66

I2C_SDA_F2_SYSMON
35
I2C_SCL_F2_SYSMON
38

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.


BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.




THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
G	70	67
H	71	68




THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD OSCILLATOR, EITHER DIRECTLY OR THROUGH A SYNTHESIZER. THEY MUST BE CONNECTED TO A GLOBAL CLOCK INPUT.



VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE.




FPGA_VU13P_A2577



PIN B29 IS PULLED HIGH ON FPGA#1 AND IS TIED TO GND ON FPGA#2. IT ALLOWS THE FIRMWARE TO KNOW WHICH FPGA IT IS RUNNING IN.

THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA




FPGA_VU13P_A2577

6.09: FPGA#2 I/O SLR3

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72

THE "F2_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
6.09: FPGA#2 I/O SLR3

Size	Document Number	Rev
	6089-119	B


Date: Wednesday, January 05, 2022 Sheet 59 of 84

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.

TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.



THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



CON_HDMI19_SS_53000_001

PIN ASSIGNMENT



7.01: FPGA#1 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1			
Title			
7.01: FPGA#1 SM C2C ON QUAD L			
Size	Document Number		Rev
	6089-119		B
Date:	Wednesday, January 05, 2022	Sheet	61 of 84

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

AC GTY QUAD 121

MGTYRXK0P_121
MGTYRXK0N_121
MGTYRXK1P_121
MGTYRXK1N_121

pF1_FF1_RECV11 BK34
nF1_FF1_RECV11 BK35
MGTYRXN0_121
MGTYRXN0_121
pF1_FF1_XMIT11 BL37
nF1_FF1_XMIT11 BL38
MGTYTXP0_121
MGTYTXN0_121
pF1_FF1_RECV10 BL32
nF1_FF1_RECV10 BL33
MGTYRXP1_121
MGTYRXN1_121
pF1_FF1_XMIT10 BK39
nF1_FF1_XMIT10 BK40
MGTYTXP1_121
MGTYTXN1_121
pF1_FF1_RECV9 BL46
nF1_FF1_RECV9 BL47
MGTYRXP2_121
MGTYRXN2_121
pF1_FF1_XMIT9 BL41
nF1_FF1_XMIT9 BL42
MGTYTXP2_121
MGTYTXN2_121
pF1_FF1_RECV8 BJ46
nF1_FF1_RECV8 BJ47
MGTYRXP3_121
MGTYRXN3_121
pF1_FF1_XMIT8 BK43
nF1_FF1_XMIT8 BK44
MGTYTXP3_121
MGTYTXN3_121

AD GTY QUAD 122

MGTYRXK0P_122
MGTYRXK0N_122
MGTYRXK1P_122
MGTYRXK1N_122

pF1_FF1_RECV7 BH48
nF1_FF1_RECV7 BH49
MGTYRXN0_122
MGTYRXN0_122
pF1_FF1_XMIT7 BG41
nF1_FF1_XMIT7 BG42
MGTYTXP0_122
MGTYTXN0_122
pF1_FF1_RECV6 BG50
nF1_FF1_RECV6 BG51
MGTYRXP1_122
MGTYRXN1_122
pF1_FF1_XMIT6 BJ41
nF1_FF1_XMIT6 BJ42
MGTYTXP1_122
MGTYTXN1_122
pF1_FF1_RECV5 BG46
nF1_FF1_RECV5 BG47
MGTYRXP2_122
MGTYRXN2_122
pF1_FF1_XMIT5 BH43
nF1_FF1_XMIT5 BH44
MGTYTXP2_122
MGTYTXN2_122
pF1_FF1_RECV4 BF48
nF1_FF1_RECV4 BF49
MGTYRXP3_122
MGTYRXN3_122
pF1_FF1_XMIT4 BF43
nF1_FF1_XMIT4 BF44
MGTYTXP3_122
MGTYTXN3_122

AE GTY QUAD 123

MGTYRXK0P_123
MGTYRXK0N_123
MGTYRXK1P_123
MGTYRXK1N_123

pF1_FF1_RECV3 BE50
nF1_FF1_RECV3 BE51
MGTYRXN0_123
MGTYRXN0_123
pF1_FF1_XMIT3 BE45
nF1_FF1_XMIT3 BE46
MGTYTXP0_123
MGTYTXN0_123
pF1_FF1_RECV2 BD48
nF1_FF1_RECV2 BD49
MGTYRXP1_123
MGTYRXN1_123
pF1_FF1_XMIT2 BD43
nF1_FF1_XMIT2 BD44
MGTYTXP1_123
MGTYTXN1_123
pF1_FF1_RECV1 BC50
nF1_FF1_RECV1 BC51
MGTYRXP2_123
MGTYRXN2_123
pF1_FF1_XMIT1 BC45
nF1_FF1_XMIT1 BC46
MGTYTXP2_123
MGTYTXN2_123
pF1_FF1_RECV0 BB48
nF1_FF1_RECV0 BB49
MGTYRXP3_123
MGTYRXN3_123
pF1_FF1_XMIT0 BB43
nF1_FF1_XMIT0 BB44
MGTYTXP3_123
MGTYTXN3_123

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE

6089-119

Wednesday, January 05, 2022

Sheet 62 of 84

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF1L_R0_AD 20
ac_nF1L_R0_AD 20
ac_pF1L_R1_AD 22
ac_nF1L_R1_AD 22

/F1_FF_RESET 39,62,63,64,65,66,67,68
I2C_SDA_F1_FF1_XMIT 39
I2C_SCL_F1_FF1_XMIT 39

/F1_FF1_XMIT_INT 39
/F1_FF1_XMIT_PRESENT 39

/F1_FF_RESET 39,62,63,64,65,66,67,68
I2C_SDA_F1_FF1_RECV 39
I2C_SCL_F1_FF1_RECV 39

/F1_FF1_RECV_INT 39
/F1_FF1_RECV_PRESENT 39

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND
THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON
THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO
GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE
TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

7.03: FPGA#1 FF#2 X12 ON QUADS Q R S

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U75-28
Q GTY QUAD 125

AP39
AP40
AN41
AN42

pF1_FF2_RECV11 AU50
nF1_FF2_RECV11 AU51
pF1_FF2_XMIT11 AU45
nF1_FF2_XMIT11 AU46
pF1_FF2_RECV10 AT48
nF1_FF2_RECV10 AT49
pF1_FF2_XMIT10 AT43
nF1_FF2_XMIT10 AT44
pF1_FF2_RECV9 AR50
nF1_FF2_RECV9 AR51
pF1_FF2_XMIT9 AR45
nF1_FF2_XMIT9 AR46
pF1_FF2_RECV8 AP48
nF1_FF2_RECV8 AP49
pF1_FF2_XMIT8 AP43
nF1_FF2_XMIT8 AP44

FGPA_VU13P_A2577

U75-29
R GTY QUAD 126

AM39
AM40
AL41
AL42

pF1_FF2_RECV7 AN50
nF1_FF2_RECV7 AN51
pF1_FF2_XMIT7 AN45
nF1_FF2_XMIT7 AN46
pF1_FF2_RECV6 AM48
nF1_FF2_RECV6 AM49
pF1_FF2_XMIT6 AM43
nF1_FF2_XMIT6 AM44
pF1_FF2_RECV5 AL50
nF1_FF2_RECV5 AL51
pF1_FF2_XMIT5 AL45
nF1_FF2_XMIT5 AL46
pF1_FF2_RECV4 AK48
nF1_FF2_RECV4 AK49
pF1_FF2_XMIT4 AK43
nF1_FF2_XMIT4 AK44

FGPA_VU13P_A2577

U75-30
S GTY QUAD 127

AJ41
AJ42
AG41
AG42

pF1_FF2_RECV3 AJ50
nF1_FF2_RECV3 AJ51
pF1_FF2_XMIT3 AJ45
nF1_FF2_XMIT3 AJ46
pF1_FF2_RECV2 AH48
nF1_FF2_RECV2 AH49
pF1_FF2_XMIT2 AH43
nF1_FF2_XMIT2 AH44
pF1_FF2_RECV1 AG50
nF1_FF2_RECV1 AG51
pF1_FF2_XMIT1 AG45
nF1_FF2_XMIT1 AG46
pF1_FF2_RECV0 AF48
nF1_FF2_RECV0 AF49
pF1_FF2_XMIT0 AF43
nF1_FF2_XMIT0 AF44

FGPA_VU13P_A2577

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF1L_R0_R 20
ac_nF1L_R0_R 20
ac_pF1L_R1_R 22
ac_nF1L_R1_R 22

/F1_FF_RESET 39,62,63,64,65,66,67,68
I2C_SDA_F1_FF2_XMIT 39
I2C_SCL_F1_FF2_XMIT 39

/F1_FF2_XMIT_INT 39
/F1_FF2_XMIT_PRESENT 39

V_F1_FF2_XMIT 32

/F1_FF_RESET 39,62,63,64,65,66,67,68
I2C_SDA_F1_FF2_RECV 39
I2C_SCL_F1_FF2_RECV 39

/F1_FF2_RECV_INT 39
/F1_FF2_RECV_PRESENT 39

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND
THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON
THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO
GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE
TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
7.03: FPGA#1 FF#2 X12 ON QUADS Q R S

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 63 of 84

Rev
B

7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U75-35
X
GTU QUAD 132

R41
R42
P39
P40

pF1_FF3_RECV11 J50
nF1_FF3_RECV11 J51
pF1_FF3_XMIT11 J45
nF1_FF3_XMIT11 J46
pF1_FF3_RECV10 H48
nF1_FF3_RECV10 H49
pF1_FF3_XMIT10 H43
nF1_FF3_XMIT10 H44
pF1_FF3_RECV9 G50
nF1_FF3_RECV9 G51
pF1_FF3_XMIT9 G45
nF1_FF3_XMIT9 G46
pF1_FF3_RECV8 F48
nF1_FF3_RECV8 F49
pF1_FF3_XMIT8 F43
nF1_FF3_XMIT8 F44



FPGA_VU13P_A2577
U75-36
Y
GTU QUAD 133

pF1_FF3_RECV7 E50
nF1_FF3_RECV7 E51
pF1_FF3_XMIT7 D43
nF1_FF3_XMIT7 D44
pF1_FF3_RECV6 D48
nF1_FF3_RECV6 D49
pF1_FF3_XMIT6 B43
nF1_FF3_XMIT6 B44
pF1_FF3_RECV5 E46
nF1_FF3_RECV5 E47
pF1_FF3_XMIT5 C41
nF1_FF3_XMIT5 C42
pF1_FF3_RECV4 C46
nF1_FF3_RECV4 C47
pF1_FF3_XMIT4 E41
nF1_FF3_XMIT4 E42

FPGA_VU13P_A2577
U75-37
Z
GTU QUAD 134

pF1_FF3_RECV3 A46
nF1_FF3_RECV3 A47
pF1_FF3_XMIT3 A41
nF1_FF3_XMIT3 A42
pF1_FF3_RECV2 A32
nF1_FF3_RECV2 A33
pF1_FF3_XMIT2 B39
nF1_FF3_XMIT2 B40
pF1_FF3_RECV1 B34
nF1_FF3_RECV1 B35
pF1_FF3_XMIT1 A37
nF1_FF3_XMIT1 A38
pF1_FF3_RECV0 C32
nF1_FF3_RECV0 C33
pF1_FF3_XMIT0 C37
nF1_FF3_XMIT0 C38

FPGA_VU13P_A2577



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

/F1_FF_RESET
39,62,63,64,65,66,67,68
I2C_SDA_F1_FF3_XMIT
39
I2C_SCL_F1_FF3_XMIT
39

/F1_FF3_XMIT_INT
39
/F1_FF3_XMIT_PRESENT
39

/F1_FF_RESET
39,62,63,64,65,66,67,68
I2C_SDA_F1_FF3_RECV
39
I2C_SCL_F1_FF3_RECV
39

/F1_FF3_RECV_INT
39
/F1_FF3_RECV_PRESENT
39

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1

Title
7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 64 of 84

Rev
B

7.05: FPGA#1 FF#4 X4 ON QUAD AF

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U75-27
AF GTY QUAD 124

ac_pF1L_R0_AF 20
ac_nF1L_R0_AF 20
ac_pF1L_R1_AF 21
ac_nF1L_R1_AF 21

MGTYREFCLK0P_124
MGTYREFCLK0N_124
MGTYREFCLK1P_124
MGTYREFCLK1N_124

pF1_FF4_RECV0 BA50
nF1_FF4_RECV0 BA51
MGTYRXP0_124
MGTYRXN0_124
pF1_FF4_XMIT0 BA45
nF1_FF4_XMIT0 BA46
MGTYTXP0_124
MGTYTXN0_124
pF1_FF4_RECV1 AY48
nF1_FF4_RECV1 AY49
MGTYRXP1_124
MGTYRXN1_124
pF1_FF4_XMIT1 AY43
nF1_FF4_XMIT1 AY44
MGTYTXP1_124
MGTYTXN1_124
pF1_FF4_RECV2 AW50
nF1_FF4_RECV2 AW51
MGTYRXP2_124
MGTYRXN2_124
pF1_FF4_XMIT2 AW45
nF1_FF4_XMIT2 AW46
MGTYTXP2_124
MGTYTXN2_124
pF1_FF4_RECV3 AV48
nF1_FF4_RECV3 AV49
MGTYRXP3_124
MGTYRXN3_124
pF1_FF4_XMIT3 AV43
nF1_FF4_XMIT3 AV44
MGTYTXP3_124
MGTYTXN3_124

FPGA_VU13P_A2577



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

AE41	MGTREFCLK0P_128
AE42	MGTREFCLK0N_128
AC41	MGTREFCLK1P_128
AC42	MGTREFCLK1N_128

pF1_F5_RECVO	AE50	MGTRYXP0_128
nF1_F5_RECVO	AE51	MGTRYRXN0_128
pF1_F5_XMIT0	AE45	MGTRYXP0_128
nF1_F5_XMIT0	AE46	MGTRYTXN0_128
pF1_F5_RECVC1	AD48	MGTRYRXN1_128
nF1_F5_RECVC1	AD49	MGTRYRXN1_128
pF1_F5_XMIT1	AD43	MGTRYXP1_128
nF1_F5_XMIT1	AD44	MGTRYTXN1_128
pF1_F5_RECVC2	AC50	MGTRYXP2_128
nF1_F5_RECVC2	AC51	MGTRYRXN2_128
pF1_F5_XMIT2	AC45	MGTRYXP2_128
nF1_F5_XMIT2	AC46	MGTRYTXN2_128
pF1_F5_RECVC3	AB48	MGTRYXP3_128
nF1_F5_RECVC3	AB49	MGTRYRXN3_128
pF1_F5_XMIT3	AB43	MGTRYXP3_128
nF1_F5_XMIT3	AB44	MGTRYTXN3_128

```


/F1_FF_RESET
39,62,63,64,65,67,68
I2C_SDA_F1_FF5_XCVR
39
I2C_SCL_F1_FF5_XCVR
39

```

```


/F1_FF5_XCVR_INT
39
/F1_FF5_XCVR_PRESEN
39

```



XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

7.07: FPGA#1 FF#6 X4 ON QUAD U

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U75-32
GTU QUAD T29

AA41
AA42
Y39
Y40

MGTREFCLK0P_129
MGTREFCLK0N_129
MGTREFCLK1P_129
MGTREFCLK1N_129


pF1_FF6_RECV0
nF1_FF6_RECV0
pF1_FF6_XMIT0
nF1_FF6_XMIT0
pF1_FF6_RECV1
nF1_FF6_RECV1
pF1_FF6_XMIT1
nF1_FF6_XMIT1
pF1_FF6_RECV2
nF1_FF6_RECV2
pF1_FF6_XMIT2
nF1_FF6_XMIT2
pF1_FF6_RECV3
nF1_FF6_RECV3
pF1_FF6_XMIT3
nF1_FF6_XMIT3

AA50
AA51
AA45
AA46
Y48
Y49
Y43
Y44
W50
W51
W45
W46
V48
V49
V43
V44

MGTYRXP0_129
MGTYRXN0_129
MGTYTXP0_129
MGTYTXN0_129
MGTYRXP1_129
MGTYRXN1_129
MGTYTXP1_129
MGTYTXN1_129
MGTYRXP2_129
MGTYRXN2_129
MGTYTXP2_129
MGTYTXN2_129
MGTYRXP3_129
MGTYRXN3_129
MGTYTXP3_129
MGTYTXN3_129

FPGA_VU13P_A2577

F1 QUAD U (T,U,V)



/F1_FF_RESET
39,62,63,64,65,66,68
I2C_SDA_F1_FF6_XCVR
39
I2C_SCL_F1_FF6_XCVR
39

/F1_FF6_XCVR_INT
39
/F1_FF6_XCVR_PRESENT
39


ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



THE "VAxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
7.07: FPGA#1 FF#6 X4 ON QUAD U

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 67 of 84

Rev
B

7.08: FPGA#1 FF#7 X4 ON QUAD V

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U75-33
GTU QUAD 130

W41	MGTYRXK0P_130
W42	MGTYRXK0N_130
V39	MGTYRXK1P_130
V40	MGTYRXK1N_130
U50	MGTYRX0_130
U51	MGTYRXN0_130
U45	MGTYXP0_130
U46	MGTYXN0_130
T48	MGTYRX1_130
T49	MGTYRXN1_130
T43	MGTYTXP1_130
T44	MGTYTXN1_130
R50	MGTYRX2_130
R51	MGTYRXN2_130
R45	MGTYTXP2_130
R46	MGTYTXN2_130
P48	MGTYRX3_130
P49	MGTYRXN3_130
P43	MGTYTXP3_130
P44	MGTYTXN3_130


FPGA_VU13P_A2577

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF1L_R0_V
20
ac_nF1L_R0_V
20




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF
THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY
MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS
SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is
better to leave those lanes open.
Tying all lanes together to a single resistor will create a current
loop that can worsen crosstalk.

THE "VAxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1


Title
7.08: FPGA#1 FF#7 X4 ON QUAD V

Size Document Number
6089-119


Date: Wednesday, January 05, 2022

Sheet 68 of 84


Rev
B




FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

8.01: FPGA#2 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-24
AC GTY QUAD 121

BB39
BB40
BA41
BA42

MGTREFCLK0P_121
MGTREFCLK0N_121
MGTREFCLK1P_121
MGTREFCLK1N_121

pF2_FF1_RECV11 BK34
nF2_FF1_RECV11 BK35

pF2_FF1_XMIT11 BL37
nF2_FF1_XMIT11 BL38

pF2_FF1_RECV10 BL32
nF2_FF1_RECV10 BL33

pF2_FF1_XMIT10 BK39
nF2_FF1_XMIT10 BK40

pF2_FF1_RECV9 BL46
nF2_FF1_RECV9 BL47

pF2_FF1_XMIT9 BL41
nF2_FF1_XMIT9 BL42

pF2_FF1_RECV8 BJ46
nF2_FF1_RECV8 BJ47

pF2_FF1_XMIT8 BK43
nF2_FF1_XMIT8 BK44

MGTYRXP0_121
MGTYRXN0_121
MGTYTXP0_121
MGTYTXN0_121
MGTYRXP1_121
MGTYRXN1_121
MGTYTXP1_121
MGTYTXN1_121
MGTYRXP2_121
MGTYRXN2_121
MGTYTXP2_121
MGTYTXN2_121
MGTYRXP3_121
MGTYRXN3_121
MGTYTXP3_121
MGTYTXN3_121

U77-25
AD GTY QUAD 122

AY39
AY40
AW41
AW42

MGTREFCLK0P_122
MGTREFCLK0N_122
MGTREFCLK1P_122
MGTREFCLK1N_122

pF2_FF1_RECV7 BH48
nF2_FF1_RECV7 BH49

pF2_FF1_XMIT7 BG41
nF2_FF1_XMIT7 BG42

pF2_FF1_RECV6 BG50
nF2_FF1_RECV6 BG51

pF2_FF1_XMIT6 BJ41
nF2_FF1_XMIT6 BJ42

pF2_FF1_RECV5 BG46
nF2_FF1_RECV5 BG47

pF2_FF1_XMIT5 BH43
nF2_FF1_XMIT5 BH44

pF2_FF1_RECV4 BF48
nF2_FF1_RECV4 BF49

pF2_FF1_XMIT4 BF43
nF2_FF1_XMIT4 BF44

MGTYRXP0_122
MGTYRXN0_122
MGTYTXP0_122
MGTYTXN0_122
MGTYRXP1_122
MGTYRXN1_122
MGTYTXP1_122
MGTYTXN1_122
MGTYRXP2_122
MGTYRXN2_122
MGTYTXP2_122
MGTYTXN2_122
MGTYRXP3_122
MGTYRXN3_122
MGTYTXP3_122
MGTYTXN3_122

U77-26
AE GTY QUAD 123

AV39
AV40
AU41
AU42

MGTREFCLK0P_123
MGTREFCLK0N_123
MGTREFCLK1P_123
MGTREFCLK1N_123

pF2_FF1_RECV3 BE50
nF2_FF1_RECV3 BE51

pF2_FF1_XMIT3 BE45
nF2_FF1_XMIT3 BE46

pF2_FF1_RECV2 BD48
nF2_FF1_RECV2 BD49

pF2_FF1_XMIT2 BD43
nF2_FF1_XMIT2 BD44

pF2_FF1_RECV1 BC50
nF2_FF1_RECV1 BC51


pF2_FF1_XMIT1 BC45
nF2_FF1_XMIT1 BC46

pF2_FF1_RECV0 BB48
nF2_FF1_RECV0 BB49


pF2_FF1_XMIT0 BB43
nF2_FF1_XMIT0 BB44

MGTYRXP0_123
MGTYRXN0_123
MGTYTXP0_123
MGTYTXN0_123
MGTYRXP1_123
MGTYRXN1_123
MGTYTXP1_123
MGTYTXN1_123
MGTYRXP2_123
MGTYRXN2_123
MGTYTXP2_123
MGTYTXN2_123
MGTYRXP3_123
MGTYRXN3_123
MGTYTXP3_123
MGTYTXN3_123

FPGA_VU13P_A2577



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.





THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1

Title
8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 71 of 84

Rev
B

8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

UNUSED CLOCK INPUTS
ARE LEFT OPEN.U77-28
Q GTY QUAD 125

AP39
AP40
AN41
AN42

MGTREFCLK0P_125
MGTREFCLK0N_125
MGTREFCLK1P_125
MGTREFCLK1N_125

pF2_FF2_RECV11 AU50
nF2_FF2_RECV11 AU51
pF2_FF2_XMIT11 AU45
nF2_FF2_XMIT11 AU46
pF2_FF2_RECV10 AT48
nF2_FF2_RECV10 AT49
pF2_FF2_XMIT10 AT43
nF2_FF2_XMIT10 AT44
pF2_FF2_RECV9 AR50
nF2_FF2_RECV9 AR51
pF2_FF2_XMIT9 AR45
nF2_FF2_XMIT9 AR46
pF2_FF2_RECV8 AP48
nF2_FF2_RECV8 AP49
pF2_FF2_XMIT8 AP43
nF2_FF2_XMIT8 AP44

MGTYRXP0_125
MGTYRXN0_125
MGTYTXP0_125
MGTYTXN0_125
MGTYRXP1_125
MGTYRXN1_125
MGTYTXP1_125
MGTYTXN1_125
MGTYRXP2_125
MGTYRXN2_125
MGTYTXP2_125
MGTYTXN2_125
MGTYRXP3_125
MGTYRXN3_125
MGTYTXP3_125
MGTYTXN3_125

FPGA_VU13P_A2577

U77-29
R GTY QUAD 126

AM39
AM40
AL41
AL42

MGTREFCLK0P_126
MGTREFCLK0N_126
MGTREFCLK1P_126
MGTREFCLK1N_126

pF2_FF2_RECV7 AN50
nF2_FF2_RECV7 AN51
pF2_FF2_XMIT7 AN45
nF2_FF2_XMIT7 AN46
pF2_FF2_RECV6 AM48
nF2_FF2_RECV6 AM49
pF2_FF2_XMIT6 AM43
nF2_FF2_XMIT6 AM44
pF2_FF2_RECV5 AL50
nF2_FF2_RECV5 AL51
pF2_FF2_XMIT5 AL45
nF2_FF2_XMIT5 AL46
pF2_FF2_RECV4 AK48
nF2_FF2_RECV4 AK49
pF2_FF2_XMIT4 AK43
nF2_FF2_XMIT4 AK44

MGTYRXP0_126
MGTYRXN0_126
MGTYTXP0_126
MGTYTXN0_126
MGTYRXP1_126
MGTYRXN1_126
MGTYTXP1_126
MGTYTXN1_126
MGTYRXP2_126
MGTYRXN2_126
MGTYTXP2_126
MGTYTXN2_126
MGTYRXP3_126
MGTYRXN3_126
MGTYTXP3_126
MGTYTXN3_126

FPGA_VU13P_A2577

U77-30
S GTY QUAD 127

AJ41
AJ42
AG41
AG42

MGTREFCLK0P_127
MGTREFCLK0N_127
MGTREFCLK1P_127
MGTREFCLK1N_127

pF2_FF2_RECV3 AJ50
nF2_FF2_RECV3 AJ51
pF2_FF2_XMIT3 AJ45
nF2_FF2_XMIT3 AJ46
pF2_FF2_RECV2 AH48
nF2_FF2_RECV2 AH49
pF2_FF2_XMIT2 AH43
nF2_FF2_XMIT2 AH44
pF2_FF2_RECV1 AG50
nF2_FF2_RECV1 AG51
pF2_FF2_XMIT1 AG45
nF2_FF2_XMIT1 AG46
pF2_FF2_RECV0 AF48
nF2_FF2_RECV0 AF49
pF2_FF2_XMIT0 AF43
nF2_FF2_XMIT0 AF44

MGTYRXP0_127
MGTYRXN0_127
MGTYTXP0_127
MGTYTXN0_127
MGTYRXP1_127
MGTYRXN1_127
MGTYTXP1_127
MGTYTXN1_127
MGTYRXP2_127
MGTYRXN2_127
MGTYTXP2_127
MGTYTXN2_127
MGTYRXP3_127
MGTYRXN3_127
MGTYTXP3_127
MGTYTXN3_127

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
8.03: FPGA#2 FF#2 X12 ON QUADS Q R SSize Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 72 of 84

Rev
BTHE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF2L_R0_R 20
ac_nF2L_R0_R 20
ac_pF2L_R1_R 22
ac_nF2L_R1_R 22

/F2_FF_RESET 40,71,72,73,74,75,76,77
I2C_SDA_F2_FF2_XMIT 40
I2C_SCL_F2_FF2_XMIT 40

/F2_FF2_XMIT_INT 40
/F2_FF2_XMIT_PRESENT 40

V_M3V3
V_F2_FF2_XMIT 32

/F2_FF_RESET 40,71,72,73,74,75,76,77
I2C_SDA_F2_FF2_RECV 40
I2C_SCL_F2_FF2_RECV 40

/F2_FF2_RECV_INT 40
/F2_FF2_RECV_PRESENT 40

V_M3V3
V_3V3

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND
THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESSRCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESSTHE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON
THE SAME FPGA SHARE A COMMON RESET.THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO
GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE
TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

8.04: FPGA#2 FF#3 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

GTU QUAD 132

MGTREFCLK0P_132
MGTREFCLK0N_132
MGTREFCLK1P_132
MGTREFCLK1N_132

pF2_FF3_RECV11 J50
nF2_FF3_RECV11 J51
MGTYRXN0_132
MGTYRXP0_132
MGTYTXN0_132
MGTYTXP0_132
pF2_FF3_RECV10 H48
nF2_FF3_RECV10 H49
MGTYRXN1_132
MGTYRXP1_132
MGTYTXN1_132
MGTYTXP1_132
pF2_FF3_RECV9 G50
nF2_FF3_RECV9 G51
MGTYRXN2_132
MGTYRXP2_132
MGTYTXN2_132
MGTYTXP2_132
pF2_FF3_RECV8 F48
nF2_FF3_RECV8 F49
MGTYRXN3_132
MGTYRXP3_132
MGTYTXN3_132
MGTYTXP3_132

FPGA_VU13P_A2577

GTU QUAD 133

MGTREFCLK0P_133
MGTREFCLK0N_133
MGTREFCLK1P_133
MGTREFCLK1N_133

pF2_FF3_RECV7 E50
nF2_FF3_RECV7 E51
MGTYRXN0_133
MGTYRXP0_133
MGTYTXN0_133
MGTYTXP0_133
pF2_FF3_RECV6 D48
nF2_FF3_RECV6 D49
MGTYRXN1_133
MGTYRXP1_133
MGTYTXN1_133
MGTYTXP1_133
pF2_FF3_RECV5 E46
nF2_FF3_RECV5 E47
MGTYRXN2_133
MGTYRXP2_133
MGTYTXN2_133
MGTYTXP2_133
pF2_FF3_RECV4 C46
nF2_FF3_RECV4 C47
MGTYRXN3_133
MGTYRXP3_133
MGTYTXN3_133
MGTYTXP3_133

FPGA_VU13P_A2577

GTU QUAD 134

MGTREFCLK0P_134
MGTREFCLK0N_134
MGTREFCLK1P_134
MGTREFCLK1N_134

pF2_FF3_RECV3 A46
nF2_FF3_RECV3 A47
MGTYRXN0_134
MGTYRXP0_134
MGTYTXN0_134
MGTYTXP0_134
pF2_FF3_RECV2 A32
nF2_FF3_RECV2 A33
MGTYRXN1_134
MGTYRXP1_134
MGTYTXN1_134
MGTYTXP1_134
pF2_FF3_RECV1 B34
nF2_FF3_RECV1 B35
MGTYRXN2_134
MGTYRXP2_134
MGTYTXN2_134
MGTYTXP2_134
pF2_FF3_RECV0 C32
nF2_FF3_RECV0 C33
MGTYRXN3_134
MGTYRXP3_134
MGTYTXN3_134
MGTYTXP3_134

FPGA_VU13P_A2577

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
8.04: FPGA#2 FF#3 X12 ON QUADS X Y Z

Size Document Number
6089-119

Date: Wednesday, January 05, 2022 Sheet 73 of 84

Rev
B


8.05: FPGA#2 FF#4 X4 ON QUAD AF

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-27
AF GTY QUAD 124

AT39	MGTYRX0P_124
AT40	MGTYRX0N_124
AR41	MGTYRX1P_124
AR42	MGTYRX1N_124
pF2_FF4_RECV0	MGTYRX0P_124
nF2_FF4_RECV0	MGTYRX0N_124
pF2_FF4_XMIT0	MGTYTX0P_124
nF2_FF4_XMIT0	MGTYTX0N_124
pF2_FF4_RECV1	MGTYRX1P_124
nF2_FF4_RECV1	MGTYRX1N_124
pF2_FF4_XMIT1	MGTYTX1P_124
nF2_FF4_XMIT1	MGTYTX1N_124
pF2_FF4_RECV2	MGTYRX2P_124
nF2_FF4_RECV2	MGTYRX2N_124
pF2_FF4_XMIT2	MGTYTX2P_124
nF2_FF4_XMIT2	MGTYTX2N_124
pF2_FF4_RECV3	MGTYRX3P_124
nF2_FF4_RECV3	MGTYRX3N_124
pF2_FF4_XMIT3	MGTYTX3P_124
nF2_FF4_XMIT3	MGTYTX3N_124

FPGA_VU13P_A2577



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.
THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.
THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
8.05: FPGA#2 FF#4 X4 ON QUAD AF

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 74 of 84

Rev
B

8.06: FPGA#2 FF#5 X4 ON QUAD T


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-31
GTU QUAD 128

AE41
AE42
AC41
AC42

pF2_FF5_RECV0 AE50
nF2_FF5_RECV0 AE51
pF2_FF5_XMIT0 AE45
nF2_FF5_XMIT0 AE46
pF2_FF5_RECV1 AD48
nF2_FF5_RECV1 AD49
pF2_FF5_XMIT1 AD43
nF2_FF5_XMIT1 AD44
pF2_FF5_RECV2 AC50
nF2_FF5_RECV2 AC51
pF2_FF5_XMIT2 AC45
nF2_FF5_XMIT2 AC46
pF2_FF5_RECV3 AB48
nF2_FF5_RECV3 AB49
pF2_FF5_XMIT3 AB43
nF2_FF5_XMIT3 AB44

FPGA_VU13P_A2577




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
8.06: FPGA#2 FF#5 X4 ON QUAD T

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 75 of 84

Rev
B

8.07: FPGA#2 FF#6 X4 ON QUAD U

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-32
GTU QUAD T29

AA41
AA42
Y39
Y40

MGTYRX0P_129
MGTYRX0N_129
MGTYRX1P_129
MGTYRX1N_129

pF2_FF6_RECV0
nF2_FF6_RECV0
pF2_FF6_XMIT0
nF2_FF6_XMIT0
pF2_FF6_RECV1
nF2_FF6_RECV1
pF2_FF6_XMIT1
nF2_FF6_XMIT1
pF2_FF6_RECV2
nF2_FF6_RECV2
pF2_FF6_XMIT2
nF2_FF6_XMIT2
pF2_FF6_RECV3
nF2_FF6_RECV3
pF2_FF6_XMIT3
nF2_FF6_XMIT3

AA50
AA51
AA45
AA46
Y48
Y49
Y43
Y44
W50
W51
W45
W46
V48
V49
V43
V44


MGTYRX0P_129
MGTYRX0N_129
MGTYTX0P_129
MGTYTX0N_129
MGTYRX1P_129
MGTYRX1N_129
MGTYTX1P_129
MGTYTX1N_129
MGTYRX2P_129
MGTYRX2N_129
MGTYTX2P_129
MGTYTX2N_129
MGTYRX3P_129
MGTYRX3N_129
MGTYTX3P_129
MGTYTX3N_129

FPGA_VU13P_A2577

ac_pF2L_R0_U
20
ac_nF2L_R0_U
20
ac_pF2L_R1_U
21
ac_nF2L_R1_U
21

/F2_FF_RESET
40,71,72,73,74,75,77
I2C_SDA_F2_FF6_XCVR
40
I2C_SCL_F2_FF6_XCVR
40

/F2_FF6_XCVR_INT
40
/F2_FF6_XCVR_PRESENT
40




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
8.07: FPGA#2 FF#6 X4 ON QUAD U

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 76 of 84

Rev
B

8.08: FPGA#2 FF#7 X4 ON QUAD V

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-33
GTU QUAD 130

W41	MGTYRXK0P_130
W42	MGTYRXK0N_130
V39	MGTYRXK1P_130
V40	MGTYRXK1N_130
U50	MGTYRXN0_130
U51	MGTYRXN0_130
U45	MGTYTXP0_130
U46	MGTYTXN0_130
T48	MGTYRXN1_130
T49	MGTYRXN1_130
T43	MGTYTXP1_130
T44	MGTYTXN1_130
R50	MGTYRXN2_130
R51	MGTYRXN2_130
R45	MGTYTXP2_130
R46	MGTYTXN2_130
P48	MGTYRXN3_130
P49	MGTYRXN3_130
P43	MGTYTXP3_130
P44	MGTYTXN3_130


FPGA_VU13P_A2577

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF2L_R0_V
20
ac_nF2L_R0_V
20




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF
THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY
MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS
SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is
better to leave those lanes open.
Tying all lanes together to a single resistor will create a current
loop that can worsen crosstalk.

THE "VAxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1





Title
8.08: FPGA#2 FF#7 X4 ON QUAD V

Size
6089-119

Date: Wednesday, January 05, 2022

Sheet 77 of 84

Rev
B



FPGA#1

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.


FPGA#2










FPGA_VU13P_A2577




FPGA_VU13P_A2577




FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H


Size Document Number 6089-119 Rev B

Date: Wednesday, January 05, 2022 Sheet 79 of 84


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title			
9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D			
Size	Document Number	Rev	
	6089-119	B	
Date:	Wednesday, January 05, 2022	Sheet	80 of 84


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M


Size Document Number 6089-119 Rev B

Date: Wednesday, January 05, 2022 Sheet 81 of 84


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.04: F1 QUADS D, E, F TO F2 QUADS C, B, A

Size Document Number 6089-119 Rev B

Date: Wednesday, January 05, 2022 Sheet 82 of 84

FPGA#1




UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.




REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.



FPGA#2





THESE SHAPES DEFINE MECHANICAL OBJECTS
THAT SHOULD BE IN THE BILL OF MATERIALS.







BRACKETS FOR SUPPORTING
A SUB-FRONT PANEL





THESE SHAPES DEFINE HOLES AND KEEPOUT
AREAS FOR THE SPLICE PLATES.



THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINK



THESE HOLES ARE FOR MOUNTING THE LGA80D HEATSINK



THESE BRACKETS ARE FOR MOUNTING THE COVERS.
THE BRACKETS ATTACH ON THE BOTTOM SIDE OF
THE BOARD.

