THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT) 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY) 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:

- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with "PG" are "Power Good" signals from power modules.
- 5) Signal names starting with "EN" are "Enable" signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

TO DO:


THIS DESIGN INCLUDES FPGA CONFIGURATION MEMORIES. WE SHOULD STILL VERIFY THAT PROGRAMMING AND BOOTING WORK ON CMv1.

VERIFY PROPER RESISTOR VALUES FOR ALL LGA80D CONFIGURATIONS.

> APOLLO CM W/ DUAL A2577, MK1 1.01: NOTES Document Number 6089-119 Sheet 1 of 84


Apollo CM Dual A2577: Block Diagram


Notes:





Rev 34, 18 March 2021 The recovered TCDS clock is only available from the primary FPGA.

> APOLLO CM W/ DUAL A2577, MK1 1.02: BLOCK DIAGRAM Rev A 6089-119










1.07: SIX 10X20 INTERPOSERS

Apollo CM Dual A2577: 6 Interposer proof of principle

Diagram shows interposer location and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board.




Rev 34, 18 March 2021

9

APOLLO CM W/ DUAL A2577, MK1


1.07: SIX 10X20 INTERPOSERS
Document Number
6089-119


of 84



Apollo CM Dual A2577: On-Board Clock Sources

Oscillator Clocks / Reference Clock O (RO) Distribution







F2R_R0_SEL


Rev 34, 18 March 2021


F2L_R0_SEL-

12











THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIE OR AXI-CZC. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM


FPGA#2 SIGNALS

FPGA#1 AND BACKPLANE CLOCK SIGNALS





ERM8-013-01-L-D-RA-DS



THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.


APOLLO CM W/ DUAL A2577, MK1


Title

2.02: SM HIGH SPEED CONNECTORS


Size | Document Number | Rev | A


2.02: SM HIGH SPEED CONNECTORS








2.05: UTILITY CLOCK





















2.13: C2C_AND_TCDS_QUADS THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE GTY QUAD 120 USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER ac_pF1L_R0_AB TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE ac_nF1R_R0_L 17 ZYNQ ON THE SM IS THE TCDS ENDPOINT. BD39 MGTREFCLK0P_120 MGTREFCLK0N_120 ac_nF1L_R0_AB ac_pF1R_R1_L BC41 MGTREFCLK1P_120 MGTREFCLK1N_120 THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. GTY QUAD 220 ac_nF1R_R1_L ac_nF1L_R1_AB 22 FPGA#1 MGTREFCLK0P_220 MGTREFCLK0N 220 pMGT_SM_TO_F1_1 >>-THE "AB" QUADS ARE DEDICATED TO TCDS pCON1_TCDS_IN >> BC10 MGTREFCLK1P_220 MGTREFCLK1N_220 BG32 BG33 MGTYRXP0_120 MGTYRXN0_120 nMGT_SM_TO_F1_1 SIGNALS. THE "L" QUADS CONTAIN BOTH nCON1_TCDS_IN >> FPGA#1 pCON1_TCDS_OUT >> TCDS AND C2C FUNCTIONS. TCDS AND C2C BH39 BH40 MGTYTXP0_120 MGTYTXN0_120 pMGT_F1_TO_SM_1 NETS COME FROM THE SERVICE BOARD HIGH nCON1_TCDS_OUT >>nMGT_F1_TO_SM_1 BG20 BG19 MGTYRXP0_220 MGTYRXN0_220 BF35 MGTYRXP1_120 MGTYRXN1_120 SPEED CONNECTORS BF39 MGTYTXP1_120 MGTYTXN1_120 pMGT_SM_TO_F1_2 >> BH13 BH12 MGTYTXP0_220 MGTYTXN0_220 pTCDS_FROM_ZYNQ_A nTCDS_FROM_ZYNQ_A BF18 MGTYRXP1_220 MGTYRXN1_220 BJ32 MGTYRXP2_120 MGTYRXN2_120 pMGT_F1_TO_SM_2 >> BF13 MGTYTXP1_220 MGTYTXN1_220 BJ37 MGTYTXP2_120 MGTYTXN2_120 nMGT_F1_TO_SM_2 BH34 BH35 MGTYRXP3_120 MGTYRXN3_120 nE1 TCDS CROSS RECV A nTCDS_FROM_ZYNO_B BJ20 BJ19 MGTYRXP2_220 MGTYRXN2_220 BG37 BG38 MGTYTXP3_120 MGTYTXN3_120 BJ15 MGTYTXP2_220 MGTYTXN2_220 pF1 TCDS CROSS XMIT A pF1_TCDS_CROSS_RECV_E nF1_TCDS_CROSS_RECV_E BH18 BH17 MGTYRXP3_220 MGTYRXN3_220 0.1 U 0.1 U FPGA VU13P A2577 BG15 BG14 MGTYTXP3_220 MGTYTXN3 220 C238 FPGA_VU13P_A2577 0.1 UF 0402 0.1 UF 0402 0.1 UF 0402 0.1 UF 0402 GTY QUAD 120 AB ac_pF2L_R0_AB 21 BD39 MGTREFCLK0P_120 MGTREFCLK0N_120 pCON2_TCDS_MIXED_IN >> ac_nF2L_R0_AB nCON2_TCDS_MIXED_IN >> BC41 MGTREFCLK1P_120 MGTREFCLK1N 120 ac_nF2R_R0_L 17 FPGA#2 CAP JUMPER DP3T ac_pF2R_R1_L GTY QUAD 220 BG32 MGTYRXP0_120 MGTYRXN0 120 MGTREFCLK0P_220 MGTREFCLK0N_220 pCON2_TCDS_OUT BH39 BH40 MGTYTXP0_120 MGTYTXN0_120 pMGT_SM_TO_F2_1 >> BC11 MGTREFCLK1P_220 pCON2_TCDS_MIXED_OUT >>-BF34 MGTYRXP1_120 MGTYRXN1_120 nMGT_SM_TO_F2_1 nCON2_TCDS_MIXED_OUT >> FPGA#2 BF39 MGTYTXP1_120 MGTYTXN1_120 pMGT_F2_TO_SM_1 nMGT_F2_TO_SM_1 >> BJ32 MGTYRXP2_120 MGTYRXN2_120 BG20 BG19 MGTYRXP0_220 MGTYRXN0_220 pMGT_SM_TO_F2_2 >> BJ37 MGTYTXP2_120 MGTYTXN2_120 BH13 MGTYTXP0_220 MGTYTXN0_220 pF2 TCDS CROSS RECV A BH34 BH35 MGTYRXP3_120 MGTYRXN3_120 BF18 MGTYRXP1_220 MGTYRXN1_220 nF2_TCDS_CROSS_RECV_A pMGT_F2_TO_SM_2 BG37 BG38 MGTYTXP3_120 MGTYTXN3_120 BF13 MGTYTXP1_220 MGTYTXN1_220 BJ20 BJ19 MGTYRXP2_220 MGTYRXN2_220 THESE ARE NOT MECHANICAL SWITCHES. THEY ARE A COLLECTION OF PADS THAT ALLOW JUMPERS TO ROUTE SIGNALS IN THE DESIRED DIRECTION. FPGA_VU13P_A2577 BJ15 MGTYTXP2_220 MGTYTXN2_220 THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM. BH17 MGTYRXP3_220 MGTYRXN3_220 nF2 TCDS CROSS RECV E pF2_TCDS_CROSS_XMIT_E nF2_TCDS_CROSS_XMIT_E THE "SWITCHES" ARE SHOWN IN THE "DOWN" POSITION. BG15 BG14 MGTYTXP3_220 MGTYTXN3_220 IN THE "UP" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS AND THE LOCALLY REPEATED TCDS SIGNALS ARE ALL LOCATED IN THE SAME GTY QUAD (120). "TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_A" CONNECTION ON CHANNEL 3. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA_VU13P_A2577 "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_A" CONNECTION ON CHANNEL 3. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. IN THE "MIDDLE" POSITION, THE SM IS THE TCDS ENDPOINT. EACH FPGA HAS ITS OWN CONNECTION TO THE SM. NO CROSS CONNECTIONS BETWEEN THE TWO FPGAS ARE USED. "TTC-TYPE" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS RECEIVED BY FPGA#2 USING THE "CON2_TCDS_MIXED_IN / CON2_TCDS_IN" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#1 IS SENT TO THE SM USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS SENT TO THE SM USING THE "CON2_TCDS_OUT CONN2_TCDS_MIXED_OUT" CONNECTION ON CHANNEL 0. THE SM MERGES THE "TTS" RESPONSE DATA FROM THE TWO FPGAS. IN THE "DOWN" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS ARE CONNECTED TO GTY QUAD 120. RELAYING THE
"TTC-TYPE" DATA TO FPGA#2 AND THE SM IS DONE IN A DIFFERENT GTY QUAD, QUAD 220. THE "TTS-TYPE" RESPONSE DATA FROM FPGA#2 AND THE SM IS RECEIVED IN QUAD 220.
IT IS COMBINED WITH "TTS-TYPE" DATA FROM FPGA#1 AND SENT TO THE ATCA BACKPLANE FROM QUAD 120. APOLLO CM W/ DUAL A2577, MK1 "TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_B" CONNECTION ON CHANNEL 3 OF QUAD 220.
"TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. 2.13: C2C_AND_TCDS_QUADS "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0 OF QUAD 120. 6089-119



GENERAL NOTES:

V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- UNDERVOLTAGE LOCKOUT RESISTOR NOTE 3


 $R = 14.81 * (6.81 / ((6.81*Ven) - 18.16)) \\ A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE$

NOTE 4 OUTPUT SETPOINT RESISTOR R = 1.182 / (VOUT - 0.591)

FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)


NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.


THE LD006C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.





Tuesday, June 15, 2021


Sheet 26 of








































5 <u>U75-1 FPGA_VU</u> 13P_A2577	U75-2 FPGA_VU13P_A2577	U75-3 FPGA_VU13P_A2577	3 U75-4 FPGA_VU13P_A2577	U75-5 FPGA_VU13P_A2577	5.01: FPGA#1 GND
U75-1 FPGA VU13P_A2577 A13	U75-2	B36	U75-4 FPGA VU13P_A2577 C31 C34 GND GND H35 GND GND H37 GND GND H37 GND GND H38 GND GND H38 GND GND H41	T2 GND	
A17 A18 GND GND A21 GND GND AE20 A22 GND GND AE20 AE24 A31 GND GND AE24 A34 GND GND AE26 A35 GND GND AE26 A36 A37 GND GND AE28 AE8	AK15 AK17 GND GND GND GND GND AP51 AP7	B46 GND GND BG28 GND GND BG3 GND	C40 GND GND H46 GND GND H47 GND GND GND GND GND GND GND GND H46 GND GND H50 GND H50 GND H50 GND H50 GND	121 T38 GND T41 GND T46 GND T47 GND GND GND GND GND GND GND GND	
A35 GND GND AE3 A36 GND GND AE30 A39 GND GND AE30 A49 GND GND AE32 A4 GND GND AE32	AK2 GND GND AR12 AK21 GND GND AR14 AK23 GND GND AR24 AK25 GND GND AR22 AK27 GND GND AR26 AK27 GND GND AR26 AK31 GND GND AR38 AK31 GND GND AR30 AK33 GND GND AR30	B49 GND GND BG34 B5 GND GND BG35 B6 GND GND BG36 B7 GND GND BG36	T C49 GND GND H51 T	T6 GND	
A39 A4 A4 A43 GND GND AE34 A45 GND GND AE36 A48 GND GND AE38 AA8 A7 GND GND AE30 AE4 A7 AF4	AK29 GND GND AR28 AK31 GND GND AR3 AK33 GND GND AR3 AK35 GND GND AR30 AK35 GND GND AR38	BA12 GND GND BG40 BA16 GND GND BG45	D1 GND GND J22 GND I3	U14 GND GND U28 GND	D
A9 GND GND AE43 AA12 GND GND AE47	AK37 GND GND AR4 AK38 GND GND AR40	BA36 GND GND BG49 T	D16 GND GND J4	U38 GND	
AA18 GND GND AE5 AE9	AK47 GND GND AR48 GND GND AR49 GND GND GND	BA40 GND GND BH11 BA43 GND GND BH15	D21 GND GND J48 D27 GND GND J49 GND GND GND J49	U3 GND U38 GND U39 GND U44 GND U47 GND U48 GND U49 GND U49 GND U49 GND U49 GND U49 GND U49 GND	
AA22 GND GND AF10 AA26 GND GND AF10 AA26 GND GND AF12 AA30 GND GND AF15 AA30 GND GND AF15 AA30 GND GND AF19 AA32 GND GND AF2 AA34 GND GND AF2 AA34 GND GND AF2 AA36 GND GND AF2 AA37 GND GND AF2	AK7 GND GND AT1 GND AT11	BA48 GND GND BH19 BA49 GND GND BH2 BA5 GND GND BH20 BA6 GND GND BH20	D31 GND GND J9 J9 GND	U5 GND U9 GND V1 GND V10 GND	
AA30 GND GND AF19 AA30 GND GND AF19 AA32 GND GND AF2 AA34 GND GND AF2 AA36 GND GND AF21 AA36 GND GND AF21	AL18 GND GND AT23 AL20 GND GND AT25	BB1 GND GND BH25 BB10 GND GND BH31 BB2 GND GND BH32 BB2 GND GND BH32	D41 GND GND K19 GND GND K2 GND GND K29 GND GND K29 GND GND K29	U49 GND U5 GND U9 GND V1 GND V10 GND V2 GND V23 GND V27 GND V27 GND V29 GND V31 GND V33 GND V33 GND	
AA38 GND GND AF25 AF27 AF29 AF29 GND GND GND AF26 AF27 AF29 AF29 AF29 AF29 AF29 AF29 AF29 AF29	AL24 GND GND AT29 AL26 GND GND AT31 AL28 GND GND AT34 AL28 GND GND AT44	BB33 GND GND BH36 BH37 GND	D5 GND GND K42 D50 GND GND K45 GND GND GND K45	GND	
AA47 GND GND AF33 AA48 GND GND AF35 GND GND AF35	AL30 GND GND AT46 AT47 GND GND GND GND AT47	BB47 GND GND BH46 BB50 GND GND BH47 BB50 GND GND BH5 BB50 GND GND BH5	D7 GND GND K50 E12 GND GND K51 E36 GND GND K51	V45 GND GND GND	
AA36 SND GND AF37 AA5 GND GND AF39 AA9 GND GND AF40 AB10 GND GND AF42 AB10 GND GND AF45 AB15 GND GND AF47	AL36 GND GND AT50 AL38 GND GND GND AT51 AL40 GND GND GND AT6 AL40 GND GND GND AU13 AL44 GND GND AU14	BB7 GND GND BH51 BH6 GND GND GND BH6	E17 GND GND L12 GND GND L14 GND GND L16 GND GND L16 GND GND L16 GND GND L26 GND GND L26 GND GND L26 GND GND L26 GND GND GND L26 GND GND GND L26 GND GND GND L26 GND GND L26 GND GND L26 GND GND GND L26 GND GND GND L26 GND GND GND L26 GND	V50 V50 GND V51 GND V7 GND W12 GND	c
AB17 GND GND AF50	AL47 GND GND AU18 AL48 GND GND GND AU24	BC14 GND GND BJ13 BJ16 BC30 GND GND GND BJ16 BJ17 BC30 GND GND GND BJ16 BJ17 GND GND BJ18 GND GND GND BJ18 GND GND GND BJ18 GND GND GND BJ18 GND GND BJ18 GND GND GND BJ18 GND GND GND BJ18 GND	E21 GND GND L26 GND GND L3 GND GND GND L3 GND GND GND L38 GND GND L38 GND GND GND L38 GND GND L4	W12 GND W18 GND W20 GND W22 GND W22 GND W24 GND	
AB21 GND GND AF51 AB23 GND GND AG12 AB25 GND GND AG16 AB27 GND GND AG20	ALB GND GND AU30 AM1 GND GND AU30 AU400	BC40 GND GND BJ21 BC44 GND GND BJ22	E36 GND GND L40 GND L47 GND GND GND GND L47 GND GND GND L48 GND GND L48 GND GND GND L48 GND		
AB27 AB29 AB31 AB33 AB33 AB33 AB35 AB35 AB35 AB35 AB36 AB36 AB37 AB37 AB37 AB37 AB37 AB37 AB37 AB37	AM15 GND GND AU39 AM17 GND GND GND AU4 AM19 GND GND AU4 AM21 GND GND GND AU43 AM21 GND GND AU47 AM21 GND GND AU47 AM21 GND GND AU47	BC47 GND GND BJ31 BJ34 BC49 GND GND GND BJ34 BC5 GND GND BJ35 BC8 GND GND BJ35 BC8 GND GND BJ36 BD1 GND GND BJ36 BD1 GND GND BJ36 BJ39 BJ39	E43 GND GND L49 GND E48 GND GND GND L5 GND GND GND E7 GND	W26 GND	
AB21 AB23 AB25 AB27 AB27 AB29 AB29 AB31 AB33 AB33 AB33 AB33 AB35 AB35 AB36 AB37 AB37 AB39 AB37 AB39 AB39 AB39 AB39 AB39 AB39 AB39 AB39	AM21 GND GND AU48 AM23 GND GND GND AM25 GND GND AM27 GND GND AM27 GND GND	BD11 GND GND BJ43 BD14 GND GND BJ43	F10 GND GND M23	W38 GND GND GND GND W44 GND W47 GND GND GND W44 GND GND W47 GND	-
AB5 GND GND AG38 AG38 AG38 AG4	AM29 AM31 AM33 GND GND GND GND GND AV10 AV10 AV15	I BD38 GND GND BJ49 I	F16 GND GND M38 GND GND GND M41 GND GND GND GND M46 GND GND GND M46 GN	♦ WE GND	
AB7 GND GND AG44 AC14 GND GND AG47 AC16 GND GND AG48	AM35 GND GND AV25 AW35 GND GND GND AV35 GND GND GND AV35 GND GND GND AV36 GND GND AV38 GND GND AV38 GND GND AV38	BD41 GND GND BJ50	F21 GND GND M5 M50 GND GND GND M50 GND GND M51 GND GND M51	W8 GND	
AC18 GND GND AG49 AC20 GND GND GND AG5 AC22 GND GND AG8 AC24 GND GND AH1 AC26 GND GND AH1	AMAT GND GND GND AV47 AMBO GND GND AV47 AMBO GND GND AV47		F36 GND GND N13 F38 GND GND N14 F42 GND GND N20	Y19 GND Y2 GND Y21 GND Y21 GND	
B AC26 GND GND AH11 AH12 AH12 GND GND GND AH15 GND GND GND AH15 AC30 GND GND GND AC32 GND GND GND AH17 GND GND AH2	AM51 GND GND AV50 AM61 GND GND AV51 AN12 GND GND AV7 AN14 GND GND AW12 GND GND GND AW12	BE16 GND GND BK31 BE17 GND GND BK31 BE18 GND GND BK32	F46 F47 GND GND GND GND GND GND GND N38 N38	Y23 GND Y25 GND Y27 GND Y29 GND	В
AC32 GND GND AH2 AC36 GND GND AH21 AC36 GND GND AH23 AC38 GND GND AH23 AC38 GND GND AH25	AN18 GND GND AW22 AW3	BE16 GND GND BK31 BE17 GND GND BK31 BE18 GND GND BK32 BE19 GND GND BK33 BE24 GND GND BK33 BE33 GND GND BK36 BE33 GND GND BK36 BE33 GND GND BK36	F51 GND GND N43 F6 GND GND N47 GND GND N49	Y31 Y33 Y35 Y37 GND GND GND GND	
AC39 GND GND AH27 AC4 GND GND AH29 AC44 GND GND AH29 AC47 GND GND AH31 AC47 GND GND AH31	AN24 GND GND AW38 AN26 GND GND AW4 AN26 GND GND AW4 AN30 GND GND AW40 AN30 GND GND AW47	BE34 GND GND BK42 BE35 GND GND BK46 BE36 GND GND BK46 BK46 BK46	G12 G16 G18 G18 G19 GND GND GND GND GND GND GND GND GND GND	SND	0K 0603
AC24 GND GND AH1	AN32 GND GND AW48 AN34 GND GND AW49	BE37 BE38 GND GND BE40 GND GND BK48 BK47 BK48 BK48 BK49 BK49 BK5 BK6	G28 G31 G31 G34 GND GND GND GND GND GND GND GND GND GND		// /F1_INSTALLED
AD11 GND GND AH46 GND AH47	AN38 GND GND AW8 AN40 GND GND GND AN40 GND GND AY11 AN40 GND GND AY11	Y DEAT GNU GNU DV7 Y	G36 GND GND P37 GND		THE FPGA IS INSTALLED, THEN THE TIVE-LO "/F1_INSTALLED" SIGNAL
AD15 AD17 AD19 AD19 AD2 AD21 AD21 AD21 AD21 AD21 AD21 AD21	AN47 GND GND AY29 AN48 GND GND AY29 AN49 GND GND AY38 AN5 GND GND AY38 AN5 GND GND AY38	BE9 GND GND BL18 BF10 GND GND BL21 BF10 GND GND BL26 BF16 GND GND BL26 BF16 GND GND BL36	G47 G47 G48 G49 G5 G8 G8 G8 G8 G8 G8 G8 G8 G8 G8 G8 G8 G8	WIL NO	LL BE PULLED TO GND. IF THE FPGA IS IT INSTALLED, THE SIGNAL WILL BE HI.
AD21	AN9 GND GND AY46 AP1 GND GND AY47 AP10 GND GND GND AY5 AP15 GND GND AY5	BF10 GND GND BL35 BF20 GND GND BL35 BF20 GND GND BL35 BF20 GND GND BL36 BF21 GND GND BL36 BF21 GND GND BL44	G8 GND GND P7 H11 GND GND R12 GND GND R14 H14 GND GND R24	AN	Y FPGA GND PIN CAN BE USED.
AD27 AD29 AD31 AD31 AD33 AD35 AD35 AD35 AD37 AD37 AD37 AD37 AD37 AD37 AD37 AD37	AP17 GND GND AY51 AY6 GND	BF21 GND GND BL40 BF32 GND GND BL44 BF33 GND GND BL45 BF36 GND GND BL45 BF36 GND GND BL45	H15 GND GND R3 H16 GND GND R34 GND GND R38 GND GND R38		A
AD37 SND GND AJ30 AJ32 AD40 GND GND AJ32 GND GND AJ34 GND GND AJ34 GND GND AJ36 GND	AP21 GND GND B14 AP23 GND GND B16 AP27 GND GND B19 AP27 GND GND B20 AP29 GND GND B21	BF36 GND GND BL7 BF45 GND GND BL7 BF46 GND GND GND BF47 GND GND C12 BF47 GND GND C16	H19 GND GND R40 GND GND GND GND GND GND GND GND R47 GND GND GND R47		
AD36 AD37 AD39 AD39 AD39 AD39 AD40 AD40 AD41 AD41 AD46 AD46 AD47 AD50 AD50 AD50 AD50 AD50 AD50 AD50 AD50	AP33 GND GND B3 B3 B3 B31	BF50 GND GND C18 BF50 GND GND C18 BF60 GND GND C2	H21 GND GND R48 R49 GND GND GND R5 GND GND GND R8 GND GND GND R8 GND	Title	POLLO CM W/ DUAL A2577, MK1 5.01: FPGA#1 GND
\[\frac{1}{2} \]	AP38 GND GND B33	4	H33 H34 GND GND GND GND GND	Size	Document Number Rev A
GND GND	GND GND	GŇD GŇD	GND GND		e: Tuesday, June 15, 2021 Sheet 41 of 84






5.05: FPGA#1 SYSTEM MONITOR FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2. FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3. ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS. FILTER FOR ANALOG POWER SUPPLY LTC2997H AS PER UG580 SYSMON USER GUIDE SYSMON U94 AG19 AH19 - ← F1_TEMP_DIODE 33 VCCADC DXP V_TEMP L1 600 OHM V_REF C296 470 PF 0402 10V VCC C890 0.1 UF 0402 C715 0.47 UF 0402 10V _ C714 DXN GND --- 0.1 UF 0402 AK18 GND <⊢ GNDADC GND<1− L2 600 OHM AK19 VREFP GND AH18 VREFN THE LTC2997H RANGE IS FROM -40C TO +125C. V_1V8 THE OUTPUT IS NOMINALLY 4 MILLIVOLTS PER DEGREE KELVIN. THIS IS FOR A DIODE WITH AN IDEALITY FACTOR OF 1.004. R305 NP 0402 SYSMON I2C ADDRESS RESISTORS: WITH ONLY THE RESISTORS TO GND INSTALLED, SYSMON MEASURES ZERO VOLTS. THE I2C ADDRESS IS THEREFORE 0b0110010 OR 0x32. THE XILINX FPGA HAS AN IDEALITY FACTOR OF 1.026. THEREFORE, THE VOLTAGE HAS AJ19 AG18 TO BE SCALED BY (1.004/1.026), OR 0.978558. VN R306 R307 \$ 1K \$ 0402 \$ 1K \$ 0402 FPGA_VU13P_A2577 I2C ADDR = 0X32V GND GND APOLLO CM W/ DUAL A2577, MK1 5.05: FPGA#1 SYSTEM MONITOR Document Number A A 6089-119 Sheet 45 of 84

5.06 FPGA#1 I/O SLR0 THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P. SITE VU13P VU9P BANK BANK 61 61 Ε 62 62 63 63 VCCO_62 BA31 BB28 VCCO_62 BE29 VCCO_62 VCCO_62 VCCO_62 VCCO_62 BH30 VCCO_62 BJ37 VCCO_63 AT36 VCCO_63 AW37 VCO VCCO_61 AW27 V_1V8 IO_L10N_T1U_N7_QBC_AD4N_61 IO_L10N_T1U_N7_QBC_AD4N_62 IO_L10N_T1U_N7_QBC_AD4N_63 BH26 BE21 BB36 VCCO_61 VCCO_61 VCCO_61 VCCO_61 VCCO_61 BC25 BD22 BG23 VCCO_61 VCCO_61 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 IO L10P T1U N6 QBC AD4P 61 IO_L10P_T1U_N6_QBC_AD4P_62 IO L10P T1U N6 QBC AD4P 63 BF22 BF28 BB35 IO_L11N_T1U_N9_GC_62 BE22 BF27 BA35 IO_L11P_T1U_N8_GC_61 IO_L11P_T1U_N8_GC_62 VCCO 62 IO_L11P_T1U_N8_GC_63 BE27 | IO_L12N_T1U_N11_GC_62 BE23 AV23 OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS. BB34 IO L12N T1U N11 GC 61 VREF 62 IO L12N T1U N11 GC 63 VREF 63 BE26 IO_L12P_T1U_N10_GC_62 OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS. BD23 BA34 IO_L12P_T1U_N10_GC_61 IO_L12P_T1U_N10_GC_63 0402 BD24 BD29 AW36 IO_L13N_T2L_N1_GC_QBC_61 IO_L13N_T2L_N1_GC_QBC_62 IO_L13N_T2L_N1_GC_QBC_63 BC28 IO_L13P_T2L_N0_GC_QBC_61 IO_L13P_T2L_N0_GC_QBC_62 IO_L13P_T2L_N0_GC_QBC_63 IO_L14N_T2L_N3_GC_61 nF1_TEST_CONN_0 >> IO L14N T2L N3 GC 62 IO L14N T2L N3 GC 63 BC24 pF1_TEST_CONN_0 >> BD28 AY35 IO_L14P_T2L_N2_GC_61 IO_L14P_T2L_N2_GC_62 IO_L14P_T2L_N2_GC_63 BB25 IO_L15N_T2L_N5_AD11N_61 BE30 | IO_L15N_T2L_N5_AD11N_62 AV37 IO_L15N_T2L_N5_AD11N_63 BB26 IO_L15P_T2L_N4_AD11P_61 BD30 BD26 BC27 AV33 IO_L16N_T2U_N7_QBC_AD3N_61 IO_L16N_T2U_N7_QBC_AD3N_62 IO L16N_T2U_N7_QBC_AD3N_63 BC26 BB27 AV32 IO_L16P_T2U_N6_QBC_AD3P_61 IO_L16P_T2U_N6_QBC_AD3P_62 IO_L16P_T2U_N6_QBC_AD3P_63 BA24 AW34 IO_L17N_T2U_N9_AD10N_61 IO_L17N_T2U_N9_AD10N_62 IO_L17N_T2U_N9_AD10N_63 IO_L17P_T2U_N8_AD10P_61 IO_L17P_T2U_N8_AD10P_62 IO_L17P_T2U_N8_AD10P_63 BC22 BC29 AV34 IO_L18N_T2U_N11_AD2N_61 IO L18N T2U N11 AD2N 62 IO_L18N_T2U_N11_AD2N_63 BB22 BB29 IO_L18P_T2U_N10_AD2P_62 AU34 IO_L18P_T2U_N10_AD2P_61 IO_L18P_T2U_N10_AD2P_63 AW24 BA29 IO_L19N_T3L_N1_DBC_AD9N_62 AU37 pF1_TEST_CONN_5 >> AW25 BA28 IO_L19P_T3L_N0_DBC_AD9P_62 AU36 O_L19P_T3L_N0_DBC_AD9P_63 IO_L19P_T3L_N0_DBC_AD9P_61 BJ28 IO_L1N_T0L_N1_DBC_62 BL23 BE32 IO_L1N_T0L_N1_DBC_61 IO_L1N_T0L_N1_DBC_63 BH28 IO_L1P_T0L_N0_DBC_62 BL24 BE31 IO_L1P_T0L_N0_DBC_61 IO_L1P_T0L_N0_DBC_63 AY28 | IO_L20N_T3L_N3_AD1N_62 AW23 AU32 | IO_L20N_T3L_N3_AD1N_63 IO_L20N_T3L_N3_AD1N_61 IO_L20P_T3L_N2_AD1P_61 IO_L20P_T3L_N2_AD1P_62 IO_L20P_T3L_N2_AD1P_63 BA23 BA30 AR37 nF1_TEST_CONN_4 >> IO_L21N_T3L_N5_AD8N_61 IO L21N T3L N5 AD8N 62 IO_L21N_T3L_N5_AD8N_63 AY23 AY30 AR36 IO_L21P_T3L_N4_AD8P_61 pF1_TEST_CONN_4 > IO_L21P_T3L_N4_AD8P_62 IO L21P T3L N4 AD8P 63 BA27 IO_L22N_T3U_N7_DBC_AD0N_61 AV31 AT34 nF1_TEST_CONN_3 IO_L22N_T3U_N7_DBC_AD0N_63 AY27 IO_L22P_T3U_N6_DBC_AD0P_61 IO_L22P_T3U_N6_DBC_AD0P_62 IO_L22P_T3U_N6_DBC_AD0P_63 AW29 AT35 AY26 IO_L23N_T3U_N9_61 nF1_TEST_CONN_2 IO_L23N_T3U_N9_63 IO_L23N_T3U_N9_62 AW26 AV29 AR35 IO_L23P_T3U_N8_61 pF1_TEST_CONN_2 >> IO_L23P_T3U_N8_62 IO_L23P_T3U_N8_63 AY31 AV26 AR34 IO_L24N_T3U_N11_61 nF1_TEST_CONN_1 >> IO_L24N_T3U_N11_62 IO_L24N_T3U_N11_63 AW31 IO_L24P_T3U_N10_61 pF1_TEST_CONN_1 >> IO_L24P_T3U_N10_62 IO_L24P_T3U_N10_63 BL22 BL28 BC32 IO L2N T0L N3 61 IO L2N T0L N3 62 IO L2N T0L N3 63 BL27 IO_L2P_T0L_N2_62 BK22 BB32 IO_L2P_T0L_N2_61 IO_L2P_T0L_N2_63 BJ30 IO_L3N_T0L_N5_AD15N_62 BA32 IO_L3N_T0L_N5_AD15N_61 IO_L3N_T0L_N5_AD15N_63 BJ29 IO_L3P_T0L_N4_AD15P_62 AY32 | IO_L3P_T0L_N4_AD15P_63 BJ25 IO_L3P_T0L_N4_AD15P_61 BK28 IO_L4N_T0U_N7_DBC_AD7N_62 BA33 IO_L4N_T0U_N7_DBC_AD7N_63 BK23 IO_L4N_T0U_N7_DBC_AD7N_61 BK27 IO_L4P_T0U_N6_DBC_AD7P_62 BJ23 AY33 IO_L4P_T0U_N6_DBC_AD7P_63 IO_L4P_T0U_N6_DBC_AD7P_61 THIS IS THE 40 MHZ RECOVERED TCDS CLOCK. USING BANK 62 KEEPS THIS INTHE SAME SLR AS THE TCDS LOGIC. BL30 | IO_L5N_T0U_N9_AD14N_62 BD33 | IO_L5N_T0U_N9_AD14N_63 IO_L5N_T0U_N9_AD14N_61 BK30 | IO_L5P_T0U_N8_AD14P_62 BC33 | IO_L5P_T0U_N8_AD14P_63 IO_L5P_T0U_N8_AD14P_61 bc_nF1_TCDS_RECOV_CLK >> BK26 IO_L6N_T0U_N11_AD6N_62 IO_L6N_T0U_N11_AD6N_61 IO_L6N_T0U_N11_AD6N_63 bc_pF1_TCDS_RECOV_CLK >> 22 BH24 BJ26 BC34 IO_L6P_T0U_N10_AD6P_61 IO_L6P_T0U_N10_AD6P_62 IO_L6P_T0U_N10_AD6P_63 BG24 BG27 IO_L7N_T1L_N1_QBC_AD13N_61 IO_L7N_T1L_N1_QBC_AD13N_62 IO_L7N_T1L_N1_QBC_AD13N_63 BG25 BG26 O_L7P_T1L_N0_QBC_AD13P_62 BD35 pF2F1_SPARE2 IO_L7P_T1L_N0_QBC_AD13P_61 IO_L7P_T1L_N0_QBC_AD13P_63 BG22 BG30 IO_L8N_T1L_N3_AD5N_62 BD37 nF2F1_SPARE1 IO_L8N_T1L_N3_AD5N_61 IO_L8N_T1L_N3_AD5N_63 BF23 BF29 IO_L8P_T1L_N2_AD5P_62 BC37 IO_L8P_T1L_N2_AD5P_61 pF2F1_SPARE1 IO_L8P_T1L_N2_AD5P_63 BH29 IO_L9N_T1L_N5_AD12N_62 BB37 IO_L9N_T1L_N5_AD12N_63 IO_L9N_T1L_N5_AD12N_61 nF2F1_SPARE0 IO_L9P_T1L_N4_AD12P_61 pF2F1_SPARE0 >> IO_L9P_T1L_N4_AD12P_62 IO_L9P_T1L_N4_AD12P_63 OMIT "VREF" AND "VRP" RESISTORS ON R317 240 0402 GND ← W OMIT "VREF" AND "VRP" RESISTORS BH22 BL29 BD31 IO T0U N12 VRP 61 IO T0U N12 VRP 62 IO TOU N12 VRP 63 ON UNUSED I/O BANKS. UNUSED I/O BANKS. BF30 IO_T1U_N12_62 AY37 IO_T1U_N12_63 BB24 IO_T2U_N12_61 BB30 IO_T2U_N12_62 AU35 IO_T2U_N12_63 AY25 IO_T3U_N12_61 AW30 IO_T3U_N12_62 AT37 IO_T3U_N12_63 FPGA VU13P A2577 FPGA_VU13P_A2577 FPGA_VU13P_A2577 APOLLO CM W/ DUAL A2577, MK1 5.06 FPGA#1 I/O SLR0 6089-119

5.07 FPGA#1 I/O SLR1 THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P. SITE VU13P VU9P BANK BANK СВ 65 65 66 66 F1 LOGIC VCCO_65 VCCO_65 VCCO_65 VCCO_65 VCCO_65 VCCO_65 VCCO_65 VCCO_65 TCDS 40MHZ INPUT U75-55 ac_nF1_TCDS40_CLK >>-AR16 | IO_L11N_T1U_N9_GC_66 THE SYSTEM MONITOR I2C PORTS ON THE ac_pF1_TCDS40_CLK >>-THE SYSTEM MONITOR IZE FORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS. AR17 IO_L11P_T1U_N8_GC_66 __ ac_nF1_XTAL_200 >>— 17 _AU16 | IO_L12N_T1U_N11_GC_66 65_L24N_DOUT_CSO_B VREF_65 AT17 IO_L12P_T1U_N10_GC_66 BD16 65 L24P EMCCLK AT15 IO_T0U_N12_VRP_66 VREF 66 BC16 I2C_SDA_F1_SYSMON >>-65_L23N_PERSTN1_I2C_SDA AU15 IO_T3U_N12_66 BB16 I2C_SCL_F1_SYSMON >> 65_L23P_I2C_SCLK 0402 BD17 65_L22N_DBC_AD0N_D05 FPGA_VU13P_A2577 65_L22P_DBC_AD0P_D04 BC17 65_L21N_AD8N_D07 BB17 65_L21P_AD8P_D06 BA18 65_L20N_AD1N_D09 BA19 65_L20P_AD1P_D08 BC18 65_L19N_DBC_AD9N_D11 BC19 65_L19P_DBC_AD9P_D10 65_L18N_AD2N_D13 AV16 65_L18P_AD2P_D12 BA15 65_L17N_AD10N_D15 AY15 65_L17P_AD10P_D14 AV17 65_L16N_QBC_AD3N_A01_D17 AU17 65_L16P_QBC_AD3P_A00_D16 AY16 65_L15N_AD11N_A03_D19 AW16 65_L15P_AD11P_A02_D18 65_L14N_GC_A05_D21 AY17 65_L14P_GC_A04_D20 AY18 65_L13N_GC_QBC_A07_D23 AW 18 65_L13P_GC_QBC_A06_D22 65_L12N_GC_A09_D25 AU19 65_L12P_GC_A08_D24 AW 19 65_L11N_GC_A11_D27 <u>AW 20</u> 65_L11P_GC_A10_D26 BANK 65 CONTAINS MANY DUAL-FUNCTION 65_L10N_QBC_AD4N_A13_D29 AR18 PINS THAT CAN BE USED DURING 65_L10P_QBC_AD4P_A12_D28 AU20 CONFIGURATION. THOSE PINS WILL BE 65_L9N_AD12N_A15_D31 AU21 65_L9P_AD12P_A14_D30 MARKED AS "NO CONNECT" AND SHOULD AT19 65_L8N_AD5N_A17 NOT BE USED FOR NORMAL LOGIC. AT20 65_L8P_AD5P_A16 AV21 65_L7N_QBC_AD13N_A19 AV22 65_L7P_QBC_AD13P_A18 BA20 65_L6N_AD6N_A21 AY20 65_L6P_AD6P_A20 BB19 65_L5N_AD14N_A23 BB20 65_L5P_AD14P_A22 AY21 65_L4N_DBC_AD7N_A25 AW21 65_L4P_DBC_AD7P_A24 BD19 65_L3N_AD15N_A27 BD20 65_L3P_AD15P_A26 65_L2N_FWE_FCS2_B AY22 65_L2P_FOE_B BC21 65_L1N_DBC_RS1 BB21 65_L1P_DBC_RS0 BB15 65_PERSTN0 AV18 65_CSI_ADV_B AU22 65_SMBALERT R370 240 BD21 GND < 65_VRP_A28 APOLLO CM W/ DUAL A2577, MK1 5.07 FPGA#1 I/O SLR1 6089-119

5.08: FPGA#1 I/O SLR2 THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P. SITE VU13P VU9P BANK BANK THE TRI-COLOR LED IS CONNECTED G 70 67 TO DIFFERENT PINS ON EACH FPGA IN ORDER TO SIMPLIFY LAYOUT. 71 U75-19 F1_LED_BLUE >> IO_L10N_T1U_N7_QBC_AD4N_70 IO_L10N_T1U_N7_QBC_AD4N_71 T32 B30 O L10P T1U N6 QBC AD4P 70 IO L10P T1U N6 QBC AD4P 71 P34 A29 ac_nF1L_X12_R0_CLK >>-F1_LED_GREEN >> IO_L11N_T1U_N9_GC_71 ac_pF1L_X12_R0_CLK >> F1_LED_RED >> ---\/\/\-R422 nF1F2_SPARE2 IO_L12N_T1U_N11_GC_70 VREF_70 VREF_71 R32 pF1F2_SPARE2 >> IO L12P T1U N10 GC 70 IO L12P T1U N10 GC 71 0402 M32 ac_nF1L_X4_R0_CLK >> O_L13N_T2L_N1_GC_QBC_70 ac_pF1L_X4_R0_CLK >>> K31 O_L13P_T2L_N0_GC_QBC_70 IO_L1P_T0L_N0_DBC_71 H30 IO_L14N_T2L_N3_GC_70 IO_L2N_T0L_N3_71 N33 J29 IO L14P T2L N2 GC 70 IO L2P T0L N2 71 N37 J30 IO_L15N_T2L_N5_AD11N_70 IO_L3N_T0L_N5_AD15N_71 THESE ARE LOGIC-CIRCUIT CLOCKS SOURCED FROM AN ON-BOARD IO_L3P_T0L_N4_AD15P_71 OSCILLATOR, EITHER DIRECTLY OR M35 THROUGH A SYNTHESIZER. THEY MUST BE CONNECTED TO A GLOBAL CLOCK IO L4N TOU N7 DBC AD7N 7 IO L16N T2U N7 QBC AD3N 70 M34 IO L16P T2U N6 QBC AD3P 70 IO_L4P_T0U_N6_DBC_AD7P_7 M37 IO_L5N_T0U_N9_AD14N_71 lovF1_TO_MCU >> O_L17P_T2U_N8_AD10P_70 IO_L5P_T0U_N8_AD14P_71 F29 IO L6N T0U N11 AD6N 71 IO L18N T2U N11 AD2N 70 lovMCU_TO_F1 >>-24 F28 IO L6P TOU N10 AD6P 7 O L18P T2U N10 AD2P 70 D29 nF1F2_SPARE1 lovF1_C2C_OK >>> __V37 nF1F2_SPARE0 IO_L1N_T0L_N1_DBC_70 V36 E30 I2C_SCL_F1_GENERIC >> pF1F2_SPARE0 IO_L1P_T0L_N0_DBC_70 IO_L8P_T1L_N2_AD5P_71 B29 IO_L20N_T3L_N3_AD1N_70 IO_L9N_T1L_N5_AD12N_71 C28 IO_L9P_T1L_N4_AD12P_71 I2C_SDA_F1_GENERIC >> H28 IO_L21N_T3L_N5_AD8N_70 IO_T0U_N12_VRP_71 VERIFY THAT A GENERIC I2C BUS CAN BE CONNECTED HERE. PIN B29 IS PULLED HIGH ON FPGA#1 AND IS TIED TO GND ON FPGA#2. IT ALLOWS THE FIRMWARE TO KNOW WHICH FPGA IT __L37 E28 IO L21P T3L N4 AD8P 70 IO_T1U_N12_71 K33 IO_L22N_T3U_N7_DBC_AD0N_70 IS RUNNING IN. _K32 FPGA_VU13P_A2577 IO_L22P_T3U_N6_DBC_AD0P_70 __J36 IO L23N T3U N9 70 THE "F2F1 SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. K36 IO_L23P_T3U_N8_70 THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. __J35 IO_L24N_T3U_N11_70 THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR. IO_L24P_T3U_N10_70 __T37 IO L2N T0L N3 70 THE "SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA U37 IO L2P T0L N2 70 U36 IO_L3N_T0L_N5_AD15N_70 __V35 IO_L3P_T0L_N4_AD15P_70 __U35 IO L4N TOU N7 DBC AD7N 70 U34 IO_L4P_T0U_N6_DBC_AD7P_70 V34 O_L5P_T0U_N8_AD14P_70 U32 IO L6N T0U N11 AD6N 70 V32 IO_L6P_T0U_N10_AD6P_70 P35 IO_L7P_T1L_N0_QBC_AD13P_70 P31 IO_L8N_T1L_N3_AD5N_70 R31 IO_L8P_T1L_N2_AD5P_70 R37 O_L9N_T1L_N5_AD12N_70 IO_L9P_T1L_N4_AD12P_70 O T0U N12 VRP 70 __T34 IO_T1U_N12_70 P36 IO_T2U_N12_70 IO_T3U_N12_70 FPGA VU13P A2577 APOLLO CM W/ DUAL A2577, MK1 5.08: FPGA#1 I/O SLR2 6089-119




5.10: FPGA#1 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.




PIN ASSIGNMENT



5 <u>U77-1 FPGA_VU13</u> P_A2577	U7 <u>7-2 FPGA_VU13</u> P_A2577	U77-3 FPGA_VU13P_A2577	3 U77-4 FPGA_VU13P_A2577	2 U77-5 FPGA_VU13P_A2577	6.01: FPGA#2 GND
A13 A16 A17 A17 A18 A21 A26 A27 A31 A26 A31 A26 A31 A27 A31 A26 A31	U77-2 FPGA VU13P_A2577 AJ49 GND GND AP45 AJ5 GND GND GND AP45 AK1 GND GND GND AP5 AK1 GND GND GND AP5 AK17 GND GND GND AP7 AK17 GND GND GND AP7 AND AND AND AP7 AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AND AN	B36 GND GND BG12 B44 GND GND BG16 B42 GND GND BG17 B45 GND GND BG21 B46 GND GND BG21 B46 GND GND BG28	C31 GND GND H35 C34 GND GND GND H36 C35 GND GND H37 C36 GND GND H38 C4 GND GND H41	T2 GND T38 GND T41 GND T46 GND T47 GND T47 GND T5 GND	
A34 GND GND AE28	AK15 AK15 AK17 AK17 AK2 AK2 AK2 AK2 AK2 AK21 AK21 AK21 AK21	B47 GND GND BG3 BG31	C40 GND GND H46 H47 GND	T50 GND GND	
A36 GND GND AE30 AE32 AE34 AE34 AE34 AE34 AE34 AE34 AE34 AE34	AK23 AK23 AK25 AK25 AK27 AK29 AK31 AK31 AK33 AK33 AK33 AK33 AK33 AK34 AK34 AK34	B5 GND GND BG35 B6 GND GND BG36 B7 GND GND BG36 B7 GND GND BG4	C50 GND GND H6 C7 GND GND J12 GND GND J14	T6 GND U13 GND U14 GND	
A7 GND GND AE40	AK31 AK33 GND GND GND GND GND GND GND AK35 AK37 GND GND GND GND AR38 GND GND AR38 AR40 AR40	BA12 GND GND BG40 BA14 GND GND BG44 BA16 GND GND BG45 BA26 GND GND BG48 BA36 GND GND BG48 BA36 GND GND BG49 BA36 GND GND BG7	GND GND J32 J33 J45 J45	U18 GND	
A312 A314 A314 A316 A316 A318 A320 A320 A320 A320 A320 A320 A320 A320	AK38 GND GND AR40 AK42 GND GND GND AR47 AK47 GND GND GND AR47 AK5 GND GND AR48 AK48 GND GND AR49	BA38 BA4 BA40 GND GND GND GND GND GND GND GND	D15 GND GND J38 J38 D16 GND	U39 GND	
AA20 AA22 AA24 AA26 AA26 AA28 AA28 AA28 AA28 AA20 AA20 AA20 AA21 AA20 AA20 AA20 AA20	AK50 AK51 AK51 AK7 AK7 AL12 AK9 AR49 AR49 AR49 AR49 AR5 AR5 ARD ARB AR1 AR1 AR1 AR1 AR49 AR49 AR49 AR49 AR49 AR49 AR49 AR49	BA47 GND GND BH16 BA48 GND GND BH19 BA49 GND GND BH2 GND GND BH2	D31 GND GND J5 GND J9	U49 GND GND GND GND GND	
AA30 GND GND GND AF17 AA30 GND	AL12 GND GND AT2 AL16 GND GND GND AT21 AL18 GND GND GND AT21 AT22 GND AL20 GND GND GND GND AT23 AT25 GND GND GND GND AT25	BA9 GND GND BH21 BB10 GND GND BH25 BB10 GND GND BH31 BB10 GND GND BH31	D37 GND GND K14 D41 GND GND GND D45 GND GND GND CND GND GND CND GND GND CND GND GND CND GND GND	V10 V2 V23 V23 SND SND GND	
AA36 GND GND AF23 AA38 GND GND GND AF25 AA44 GND GND GND AF27 AA40 GND GND GND AF29	AL22 GND GND AT27 AL24 GND GND GND AT29 AL26 GND GND GND AT31 AL28 GND GND GND AT31 AL28 GND GND GND AT31	BB23 GND GND BH33 BB38 GND GND GND BH37 GND GND BH37	D47 GND GND K38 K42 GND GND GND GND GND GND GND GND K45 K45 K45 K47	V27 GND V29 GND GND GND V38 GND	
AA47 AA48 GND GND AF33 GND GND AF35	AL28 GND GND AT41 AL30 GND GND GND AT46 AL32 GND GND GND AT46 AL34 GND GND GND AT47 AL34 GND GND GND AT5	BB47 GND GND BH46 BB5 GND GND BH47	D7 GND GND K50 E12 GND GND K51 GND GND K7	V42 GND V45 GND V5 GND	
AA9 GND GND AF40 AF40 AF42	AK21 AK21 AK21 AK23 AK23 AK25 AK25 AK27 AK29 AK29 AK31 AK31 AK33 AK33 AK33 AK33 AK33 AK33	BB50 GND GND BH50 BH50 BH51 GND GND GND BH51 GND GND GND BH51 GND GND BH6 GND GND BH7 GND GND BH7 GND GND BH7 GND GND GND BJ13 GND GND GND BJ16 GND GND BJ16 GND GND BJ16 GND GND BJ16 GND	E18 GND GND L14 L16 GND	V50 GND GND V51 GND GND GND W12 GND	c
AB17 AB19 AB2 AB21 AB21 AB21 AB21 AB21 AB21 AB21	AL47 AL48 AL49 AL49 AL5 ALB	BC30 GND GND BJ17	E31 GND GND L36 L38 GND GND GND L40 L40	W20 GND GND GND GND GND	
AB23 AB25 AB27 AB27 AB29 AB31 AB20 GND	AL8 GND GND GND AU3 AU30 AU30 AU30 AU30 AU30 AU30 AU30	BC38 GND GND BJ2 BC40 GND GND BJ21 BC44 GND GND BJ21 BC47 GND GND BJ22 BC47 GND GND BJ3 BC48 GND GND BJ3 BC48 GND GND BJ31 BC49 GND GND BJ34	E39 GND GND L44 E42 GND GND L47 GND GND L47	W26 GND GND GND GND GND GND GND	
AB27 AB29 AB31 AB31 AB33 AB35 AB35 AB37 AB38 AB37 AB38 AB38 AB42 AB42 AB42 AB45 AB47 AB46 AB47 AB46 AB47 AB46 AB47 AB46 AB47 AB47 AB47 AB47 AB487 AB48	AM17 GND GND AU43 AM21 GND GND GND AU47 AM21 GND GND GND AU47 AM23 GND GND GND AU48 AM24 AU47 AM24 AU47 AU49 AU49	BC49 GND GND BJ34 GND BJ35 GND GND BJ35 GND GND BJ35 GND GND BJ36 GND GND BJ39 GND GND BJ41 GND GND BJ41 GND GND BJ41 GND GND BJ41 GND GND BJ43 GND GND GND BJ43 GND	E49 GND GND L8 E7 GND GND GND E9 GND GND M1 E1 GND GND M1 E1 GND GND M2	W36	
AB5 GND GND AG38	7 ANGA (3NI) (3NI) AVAG	BD27 GND GND BJ45 GND BD38 GND GND B BJ48 BD48 GND GND GND B BJ48 GND GND B BJ48 GND GND B BJ48 GND GND GND B BJ48 GND	F10 GND GND M23 F14 GND GND GND F16 GND GND M38 F17 GND GND M38 F18 GND GND M38	W44 GND W47 GND GND GND GND GND	
AB51 GND GND AG40	AM33 GND GND AV15 AV2	BD41 GND GND BJ50 BJ50 BD47 GND GND GND BJ7 GND GND BJ7 GND GND BD50 GND GND GND BK14 GND GND BK14 GND GND GND BK14 GND	F2 GND GND M46 F20 GND GND GND M47	W5 GND GND GND	
AB51 AB7 AC14 AC16 AC18 AC18 AC20 AC22 AC24 AC24 AC24 AC24 AC24 AC24 AC24	AM41 GND GND GND AV38 AM46 GND GND GND AV42 AM5 GND GND GND AV45 AM50 GND GND AV47 AM50 GND GND AV47 AM50 GND GND AV47	BD46 GND GND BJ7 GND BJ9 BD50 GND GND BK10 BK10 BK10 BK16 BD51 GND GND BK14 GND BK16 GND GND BK16 BE12 GND GND BK20 BE14 GND GND GND BK20 BE15 GND GND GND BK21 BE16 GND GND GND BK21 BE16 GND GND BK21 BE16 GND GND BK3 GND BK3 GND BK3 GND GND GND BK3 GND G	F33 GND GND M6 T	Y11 Y11 GND Y15 GND Y17 GND GND GND GND GND GND GND GND	
AC26 GND GND AH11 AH12 GND AC3 GND GND GND GND AH17	AM50 AM51 AM6 AM6 AN12 AN14 AN14 AN14 AN14 AN14 AN14 AN14 AN14	BE16 GND GND BK3 BE17 GND GND BK31	F45 GND GND N3 F46 GND GND GND N38 F47 GND GND N38	Y23 GND GND GND GND GND GND GND	В
AC32 GND GND GND AH2 AC34 GND GND GND AH2 AC36 GND GND GND AH21 AC36 GND GND GND AH26	AN14 AN16 GND GND AW12 AW14 AN18 AN20 GND GND GND AW22 GND GND AW22 GND GND AW32	BE19 GND GND BK33 BE24 GND GND BK36 BE3 GND GND BK38 BE3 GND GND BK38	F50 GND GND N4 F51 GND GND N43 F6 GND GND N47 F6 GND GND N47	Y31 GND Y33 GND GND GND GND	
AC4 AC44 GND GND AH29 GND GND AH31	AN24 GND GND AW32 AN26 GND GND GND AW40 AN28 GND GND GND AW40 AN30 GND GND GND AW40 AN30 GND GND GND AW44	BE36 GND GND BK46	G12 GND GND N49 N5 G18 GND	137 138 139	0603
AC49 GND GND AH37 GND GND AH39	AN30 AN32 AN32 AN34 AN36 AN36 AN38 AN38 AN38 AN38 AN38 AN39 AN39 AN39 AN39 AN39 AN39 AN39 AN39	BE37 GND GND BK47	G21 GND GND F1 P1 P10 P10 GND	75	√ /F2_INSTALLED
AC8 GND GND GND AH40 AD11 GND GND GND AH41 AD11 GND GND GND AH46 AD12 GND GND GND AH46 AD15 GND GND GND AH5 AD17 GND GND GND AH5 AD19 GND GND GND AH5 AD2 GND GND GND AH6 AD21 GND GND GND AH6 AD21 GND GND GND AH6 AD21 GND GND GND AH6	AN4 GND GND AY1 AY11 GND AN43 GND GND GND AY19 AN47 AN48 GND GND GND AY29 AN48 GND GND AY29	BE43 GND GND BK7 BE48 GND GND BL12 BE49 GND GND BL16 BE5 GND GND BL17 BE9 GND GND BL17 BF1 GND GND BL18	G34 GND GND P37 G36 GND GND GND P37 G40 GND GND GND P38 G40 GND GND GND P42 G44 GND GND GND P45 G48 GND GND GND P50 G49 GND GND GND P50 G5 GND GND GND P50 G8 GND GND GND P51 G8 GND GND GND P7	ACTIV	E FPGA IS INSTALLED, THEN THE /E-LO "/F2_INSTALLED" SIGNAL BE PULLED TO GND. IF THE FPGA IS
AD19 AD2 AD21 AD23 AD23 AD25 AD25 AD00 AD00 AD00 AD00 AD00 AD00 AD00 AD0	AN48 AN49 AN5 AN5 AN9 AN9 AP1	BF10 GND GND BL26 BF16 GND GND BL31 BF19 GND GND BL31 BF20 GND GND BL34 BF20 GND GND BL34 BF20 GND GND BL36	G49 GND GND P50 G5 GND GND GND G8 GND GND GND H1 GND GND GND P7 P7 R12	NOT I	INSTALLED, THE SIGNAL WILL BE HI. FPGA GND PIN CAN BE USED.
AD27 AD27 AD29 AD31 AD31 AD31 AD31 AD31 AD31 AD31 AD31	AM37 AM37 AM38 GND GND AV25 AW38 AW41 GND GND AV36 AW41 AM41 GND GND AV38 AW42 AW42 AW42 AW45 AW45 AW5 GND GND AV45 AW5 AW5 AW5 AW5 AW6 GND GND AV5 AW6 AN16 GND GND AV5 AW11 AN16 GND GND AV5 AN114 GND GND AV7 AN16 AN18 GND GND AW12 AN18 GND GND AW12 AN18 GND GND AW12 AN18 GND GND AW22 AN20 GND AN20 GND AW30 AN22 GND GND AW30 AN22 AN24 GND GND AW30 AN22 AN24 GND GND AW3 AN34 AN36 GND GND AW44 AN38 GND GND AW44 AN39 AN36 GND GND AW44 AN36 AN36 GND GND AW44 AN37 AN36 GND GND AW44 AN38 AN38 GND GND AW47 AN39 AN36 GND GND AW47 AN36 AN36 GND GND AW47 AN36 AN37 GND GND AW48 AN38 AN40 AN38 GND GND AW48 AN40 AN40 AN40 GND GND AW47 AN40 AN40 AN40 GND GND AW41 AN41 AN40 GND GND AW46 AN41 AN40 GND GND AY11 AN41 AN40 AN40 AN40 GND GND AY41 AN40 AN41 GND GND AY40 AY40 AY40 AY40 AY40 AY40 AY40 AY40	BF21 GND GND BL4 BF31 GND GND BL4 BF31 GND GND BL40	H11 GND GND R14 R24 GND		
A AD35	AP21 AP21 AP23 AP25 AP27 AP27 AP27 AP27 AP27 AP27 AP27 AP27	BF42 GND GND BL7 BF45 GND GND GND GND	H17 GND GND R38 R4 R40 GND GND H20 GND GND GND H20 GND GND GND H20 GND GND R44 R47		
AD47 GND GND AJ39 AD50 GND GND GND AJ47	AP27 GND GND B20 AP29 GND GND B21 AP31 GND GND B23 AP33 GND GND B23 AP35 GND GND B3	BF47 GND GND C16 BF5 GND GND C17 BF50 GND GND C18 GND GND C18 GND GND C2	H21 GND GND R48 R49 GND GND GND GND GND GND R5 GND GND R5 GND R5 GND R5 GND R8	Title	POLLO CM W/ DUAL A2577, MK1
4	AP37 GND	BF6 GND	abla	Size	6.01: FPGA#2 GND Document Number
GND GND	GND GND	GND GND	GND GND	Date 2	: Tuesday, June 15, 2021 Sheet 51 of 84





6.04: FPGA#2 CONFIGURATION QUAD SPI CONFIG FLASH R396 DNP 0402 V_1V8 V_1V8 MUST BE TIED TO "VCCINT" OR "GND". V_F2_INT **⊲**---U77-10 DO NOT CONNECT TO "VCCO_0". BANK 0 CONNECT TO "GND" FOR STANDARD R391 0 0402 C801 AB14 CONFIGURATION BITSTREAM LENGTHS VU9P 641,272,864 VU13P 906,547,008 AJ13 POR DELAY. GND⊲— POR_OVERRIDE VCCO_0 —⊳V_1V8 T14 R126 4.7K 0603 0805 6.3V R113 R114 VCCO_0 2.2K 0603 4.7K . GND 0603 U72 AG13 15 DQ0 DNU_3 | 3 | 4 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 | X | 5 R399 ₀ 0402 D00_MOSI_0 AC13 THIS PIN MUST BE TIED TO "GND". RSVDGND D01_DIN_0 DQ1 CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING AV14 R387 DNP 0402 DQ2 D02_0 CONFIGURATION. THE PULLUPS ARE ABOUT D03_0 DQ3 15K AT 1.8 VOLTS. IF A PULLDOWN IS AK14 GND<↓--**--**⊳V_1V8 REQUIRED, IT MUST BE SMALLER THAN 4K TO PUDC_B_0 RDWR_FCS_B_ VCC 16 CLK DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS AE13 CCLK_0 C909 0.1 UF PIN MUST NOT FLOAT. R380 1K 0402 MT25QU01 V_1V8 **⊲**— 0402 V14 AD13 M2_0 PROGRAM_B_0 GŇD 0603 4.7K R479 —r>V 1V8 R303 DNP 0402 F2_CFG_DONE AP14

0603 4.7K R483

0603 4.7K R412

--⊳V_1V8

— GND THIS DESIGN DOES NOT USE ENCRYPTION, SO "VBATT" CAN BE TIED TO "GND"

--⊳V_1V8

/F2_CFG_DONE
24

APOLLO CM W/ DUAL A2577, MK1

Document Number

6089-119

6.04: FPGA#2 CONFIGURATION

Α

Sheet 54 of 84

0603 4.7K R401

Q12 FET_N_1.8V

DONE_0

INIT_B_0

VBATT

THE FPGA CAN BE REPROGRAMMED BY PULSING "F2_CFG_START"

GND < R405 4.7K 0603

FROM THE MCU.

AM14

BB14

Ω17

FET_N_1.8V

V_1V8 **⊲**---

M[2:0] MODE

001

100

101

110

WHEN "FPGA_CFG_FROM_FLASH" IS ASSERTED (HIGH), THE FPGA WILL BE ABLE TO BOOT FROM THE FLASH

MEMORY. WHEN IT IS NEGATED (LOW),

THE FPGA WILL ONLY BE ABLE TO

BOOT FROM JTAG.

FPGA_CFG_FROM_FLASH >>-

Master serial

Master SelectMAP

JTAG only Slave SelectMAP

Master SPI Master BPI

Slave Serial

GND<1---

GND<₁--

FET_N_1.8V

Ŭ GND

R302 ₀ 0402

R301 0 0402

R300 DNP 0402

BOOT MODE CONFIGURATION INPUTS MUST BE 1K OR LESS.

M14


P14

F2_CFG_START >>-

PULLUPS/PULLDOWNS ON THE FPGA_VU13P_A2577


M1_0

M0_0




6.06 FPGA#2 I/O SLR0 THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P. SITE VU13P VU9P BANK BANK 61 61 62 62 63 63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_63 VCCO_62 BA31 VCCO_62 BB28 VCCO_62 VCCO_61 AW27 V_1V8 O_L10N_T1U_N7_QBC_AD4N_61 IO_L10N_T1U_N7_QBC_AD4N_62 IO_L10N_T1U_N7_QBC_AD4N_63 BE21 BH26 BB36 IO L10P T1U N6 QBC AD4P 62 VCCO_62 VCCO_62 VCCO_62 VCCO_62 VCCO_62 BH30 BJ27 IO_L10P_T1U_N6_QBC_AD4P_63 IO L10P T1U N6 QBC AD4P 61 BB35 BF22 BF28 O_L11N_T1U_N9_GC_61 IO_L11N_T1U_N9_GC_62 IO_L11N_T1U_N9_GC_63 BA35 IO_L11P_T1U_N8_GC_63 BE22 BF27 IO_L11P_T1U_N8_GC_61 VCCO 62 BE27 IO_L12N_T1U_N11_GC_62 BB34 IO_L12N_T1U_N11_GC_63 BE23 AV23 OMIT "VREF" AND "VRP" RESISTORS ON IO L12N T1U N11 GC 61 VREF 62 VREF 6 BE26 IO_L12P_T1U_N10_GC_62 BA34 IO_L12P_T1U_N10_GC_63 OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS. BD23 IO_L12P_T1U_N10_GC_61 0402 BD29 IO_L13N_T2L_N1_GC_QBC_62 AW36 IO_L13N_T2L_N1_GC_QBC_63 BD24 IO_L13N_T2L_N1_GC_QBC_61 BC28 IO_L13P_T2L_N0_GC_QBC_62 AW35 IO_L13P_T2L_N0_GC_QBC_63 IO_L13P_T2L_N0_GC_QBC_61 AY36 IO_L14N_T2L_N3_GC_63 IO_L14N_T2L_N3_GC_62 IO_L14N_T2L_N3_GC_61 nF2_TEST_CONN_0 >> AY35 IO_L14P_T2L_N2_GC_63 BC24 BD28 pF2_TEST_CONN_0 >> IO_L14P_T2L_N2_GC_61 IO_L14P_T2L_N2_GC_62 AV37 IO_L15N_T2L_N5_AD11N_63 BB25 BE30 | IO_L15N_T2L_N5_AD11N_62 IO L15N T2L N5 AD11N 61 BD30 IO_L15P_T2L_N4_AD11P_62 AV36 IO_L15P_T2L_N4_AD11P_63 AV33 IO_L16N_T2U_N7_QBC_AD3N_63 BD26 IO_L16N_T2U_N7_QBC_AD3N_61 IO_L16N_T2U_N7_QBC_AD3N_62 AV32 IO_L16P_T2U_N6_QBC_AD3P_63 BC26 IO_L16P_T2U_N6_QBC_AD3P_62 IO_L16P_T2U_N6_QBC_AD3P_61 AW34 IO_L17N_T2U_N9_AD10N_63 BA24 IO_L17N_T2U_N9_AD10N_61 IO_L17N_T2U_N9_AD10N_62 AW33 IO_L17P_T2U_N8_AD10P_63 IO_L17P_T2U_N8_AD10P_61 IO_L17P_T2U_N8_AD10P_62 AV34 IO_L18N_T2U_N11_AD2N_63 BC22 BC29 IO_L18N_T2U_N11_AD2N_61 IO_L18N_T2U_N11_AD2N_62 AU34 | IO_L18P_T2U_N10_AD2P_63 BB22 BB29 IO_L18P_T2U_N10_AD2P_61 IO_L18P_T2U_N10_AD2P_62 AU37 IO_L19N_T3L_N1_DBC_AD9N_63 AW24 BA29 IO_L19N_T3L_N1_DBC_AD9N_62 IO_L19N_T3L_N1_DBC_AD9N_61 F2 TEST CONN 5 >> BA28 | IO_L19P_T3L_N0_DBC_AD9P_62 AU36 IO_L19P_T3L_N0_DBC_AD9P_63 F2_TEST_CONN_6 >> IO_L19P_T3L_N0_DBC_AD9P_61 BJ28 IO_L1N_T0L_N1_DBC_62 BE32 IO_L1N_T0L_N1_DBC_63 BL23 IO_L1N_T0L_N1_DBC_61 BH28 IO_L1P_T0L_N0_DBC_62 BE31 IO_L1P_T0L_N0_DBC_63 BL24 IO_L1P_T0L_N0_DBC_61 AU32 IO_L20N_T3L_N3_AD1N_63 AY28 | IO_L20N_T3L_N3_AD1N_62 AW23 IO_L20N_T3L_N3_AD1N_61 AW28 IO_L20P_T3L_N2_AD1P_62 AT32 IO_L20P_T3L_N2_AD1P_63 IO_L20P_T3L_N2_AD1P_61 AR37 IO_L21N_T3L_N5_AD8N_63 BA23 BA30 IO_L21N_T3L_N5_AD8N_61 nF2_TEST_CONN_4 >> IO_L21N_T3L_N5_AD8N_62 AR36 IO_L21P_T3L_N4_AD8P_63 AY23 AY30 pF2_TEST_CONN_4 >> IO_L21P_T3L_N4_AD8P_61 IO L21P T3L N4 AD8P 62 AV31 AT34 IO_L22N_T3U_N7_DBC_AD0N_63 BA27 nF2_TEST_CONN_3 IO_L22N_T3U_N7_DBC_AD0N_62 IO_L22N_T3U_N7_DBC_AD0N_61 AY27 AU31 AT33 IO_L22P_T3U_N6_DBC_AD0P_63 IO_L22P_T3U_N6_DBC_AD0P_61 pF2_TEST_CONN_3 IO_L22P_T3U_N6_DBC_AD0P_62 AT35 IO_L23N_T3U_N9_63 AY26 AW29 nF2_TEST_CONN_2 >> IO L23N T3U N9 61 IO L23N T3U N9 62 AR35 IO_L23P_T3U_N8_63 AV29 IO_L23P_T3U_N8_62 AW26 IO_L23P_T3U_N8_61 pF2 TEST CONN 2 >> AY31 IO_L24N_T3U_N11_62 AR34 IO_L24N_T3U_N11_63 AV26 IO_L24N_T3U_N11_61 nF2_TEST_CONN_1 >> AR33 IO_L24P_T3U_N10_63 AW31 IO_L24P_T3U_N10_61 pF2_TEST_CONN_1 >> IO_L24P_T3U_N10_62 BC32 IO_L2N_T0L_N3_63 THE TRI-COLOR LED IS CONNECTED F2_LED_GREEN >>TO DIFFERENT PINS ON EACH FPGA, F2_LED_BLUE >>IN ORDER TO SIMPLIFY LAYOUT. 24 BL28 BL22 IO L2N T0L N3 61 IO L2N T0L N3 62 BL27 IO_L2P_T0L_N2_62 BB32 IO_L2P_T0L_N2_63 BK22 IO_L2P_T0L_N2_61 BJ30 IO_L3N_T0L_N5_AD15N_62 BA32 IO_L3N_T0L_N5_AD15N_63 IO_L3N_T0L_N5_AD15N_61 BJ29 IO_L3P_T0L_N4_AD15P_62 AY32 IO_L3P_T0L_N4_AD15P_63 BJ25 IO_L3P_T0L_N4_AD15P_61 BK28 IO_L4N_T0U_N7_DBC_AD7N_62 BA33 IO_L4N_T0U_N7_DBC_AD7N_63 BK23 IO_L4N_T0U_N7_DBC_AD7N_61 AY33 IO_L4P_TOU_N6_DBC_AD7P_63 BK27 IO_L4P_T0U_N6_DBC_AD7P_62 BJ23 IO_L4P_T0U_N6_DBC_AD7P_61 BD33 IO_L5N_T0U_N9_AD14N_63 BL30 IO_L5N_T0U_N9_AD14N_62 IO_L5N_T0U_N9_AD14N_61 F2_LED_RED >> BC33 | IO_L5P_T0U_N8_AD14P_63 BK30 IO_L5P_T0U_N8_AD14P_62 IO_L5P_T0U_N8_AD14P_61 TH40 MHZ RECOVERED TCDS CLOCK USES PINSK26 IO L6N_T0U_N11_AD6N_62 BD34 IO_L6N_T0U_N11_AD6N_63 IO_L6N_T0U_N11_AD6N_61 BK26 AND BJ26 ON FPGA#1. THE CLOCK FROM FPGA#2 IS NOT USED ANYWHERE, BUT THE PINS BJ26 BH24 BC34 IO_L6P_T0U_N10_AD6P_62 IO_L6P_T0U_N10_AD6P_61 IO_L6P_T0U_N10_AD6P_63 ARE RESERVED BG27 BD36 BG24 IO_L7N_T1L_N1_QBC_AD13N_61 IO_L7N_T1L_N1_QBC_AD13N_63 BG25 BG26 BD35 IO_L7P_T1L_N0_QBC_AD13P_63 pF1F2_SPARE2 IO_L7P_T1L_N0_QBC_AD13P_61 IO_L7P_T1L_N0_QBC_AD13P_62 BG30 IO_L8N_T1L_N3_AD5N_62 BD37 IO_L8N_T1L_N3_AD5N_63 BG22 nF1F2_SPARE1 IO_L8N_T1L_N3_AD5N_61 BF29 IO_L8P_T1L_N2_AD5P_62 BC37 IO_L8P_T1L_N2_AD5P_63 BF23 IO_L8P_T1L_N2_AD5P_61 pF1F2_SPARE1 BF24 BH29 BB37 IO_L9N_T1L_N5_AD12N_63 nF1F2_SPARE0 IO_L9N_T1L_N5_AD12N_61 IO_L9N_T1L_N5_AD12N_62 BA37 IO_L9P_T1L_N4_AD12P_63 48 pF1F2_SPARE0 >>> IO_L9P_T1L_N4_AD12P_62 IO_L9P_T1L_N4_AD12P_61 OMIT "VREF" AND
"VRP" RESISTORS ON
UNUSED I/O BANKS.

BE25 OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS. GND < R468 240 0402 BL29 BD31 IO TOU N12 VRP 61 IO T0U N12 VRP 62 IO_T0U_N12_VRP_63 AY37 BE25 BF30 IO_T1U_N12_62 IO_T1U_N12_63 IO_T1U_N12_61 BB24 IO_T2U_N12_61 BB30 IO_T2U_N12_62 AU35 IO_T2U_N12_63 AT37 IO_T3U_N12_63 AY25 IO_T3U_N12_61 AW30 IO_T3U_N12_62 FPGA_VU13P_A2577 FPGA_VU13P_A2577 FPGA VU13P A2577 APOLLO CM W/ DUAL A2577, MK1 6.06 FPGA#2 I/O SLR0 6089-119



6089-119




6.10 FPGA#2 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT





7.01: FPGA#1 SM C2C ON QUAD L THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. UNUSED CLOCK INPUTS ARE LEFT OPEN. THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


7.01: FPGA#1 SM C2C ON QUAD L


APOLLO CM W/ DUAL A2577, MK1


6089-119

















7.09: FPGA#1 UNUSED QUADS K, P, W, AA

	P GTY QUAD 224		M GTY QUAD 235		U75-34 GTY QUAD 131		MA GTY QUAD 135
AT13 AT12	MGTREFCLK0P_224 MGTREFCLK0N_224	× J11 × J10	MGTREFCLK0P_235 MGTREFCLK0N_235	× U41 × U42 ×	MGTREFCLK0P_131 MGTREFCLK0N_131	× J41 × J42	MGTREFCLK0P_135 MGTREFCLK0N_135
AR11 AR10	MGTREFCLK1P_224 MGTREFCLK1N_224	× H13 × H12 ×	MGTREFCLK1P_235 MGTREFCLK1N_235	× T39 × T40	MGTREFCLK1P_131 MGTREFCLK1N_131	× H39 × H40	MGTREFCLK1P_135 MGTREFCLK1N_135
BA2 BA1	MGTYRXP0_224 MGTYRXN0_224	× D18 × D17	MGTYRXP0_235 MGTYRXN0_235	× N50 × N51	MGTYRXP0_131 MGTYRXN0_131	× D34 × D35 ×	MGTYRXP0_135 MGTYRXN0_135
BA7 BA6	MGTYTXP0_224 MGTYTXN0_224	D13 X D12	MGTYTXP0_235 MGTYTXN0_235	× N45 × N46	MGTYTXP0_131 MGTYTXN0_131	× D39 × D40 ×	MGTYTXP0_135 MGTYTXN0_135
AY4 AY3	MGTYRXP1_224 MGTYRXN1_224	E20 E19	MGTYRXP1_235 MGTYRXN1_235	×M48 ×M49	MGTYRXP1_131 MGTYRXN1_131	× E32 × E33	MGTYRXP1_135 MGTYRXN1_135
AY9 AY8	MGTYTXP1_224 MGTYTXN1_224	E15 X E14 X	MGTYTXP1_235 MGTYTXN1_235	×M43 ×M44	MGTYTXP1_131 MGTYTXN1_131	× E37 × E38	MGTYTXP1_135 MGTYTXN1_135
AW2 AW1	MGTYRXP2_224 MGTYRXN2_224	× F18 × F17	MGTYRXP2_235 MGTYRXN2_235	× L50 × L51	MGTYRXP2_131 MGTYRXN2_131	× F34 × F35	MGTYRXP2_135 MGTYRXN2_135
AW7 AW6	MGTYTXP2_224 MGTYTXN2_224	× F13 × F12	MGTYTXP2_235 MGTYTXN2_235	× L45 × L46	MGTYTXP2_131 MGTYTXN2_131	× F39 × F40	MGTYTXP2_135 MGTYTXN2_135
AV4 AV3	MGTYRXP3_224 MGTYRXN3_224	G20 × G19	MGTYRXP3_235 MGTYRXN3_235	× K48 × K49	MGTYRXP3_131 MGTYRXN3_131	X G32 X G33	MGTYRXP3_135 MGTYRXN3_135
AV9 AV8	MGTYTXP3_224 MGTYTXN3_224	× G15 × G14	MGTYTXP3_235 MGTYTXN3_235	× K43 × K44	MGTYTXP3_131 MGTYTXN3_131	× G37 × G38	MGTYTXP3_135 MGTYTXN3_135
	FPGA_VU13P_A2577	1	FPGA_VU13P_A2577		FPGA_VU13P_A2577	I	FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

Title
7.09: FPGA#1 UNUSED QUADS K, P, W, AA

Size Document Number 6089-119


Date: Tuesday, June 15, 2021 Sheet 69 of 84


8.01: FPGA#2 SM C2C ON QUAD L THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR. THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET. UNUSED CLOCK INPUTS ARE LEFT OPEN. THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


APOLLO CM W/ DUAL A2577, MK1


8.01: FPGA#2 SM C2C ON QUAD L
Size | Document Number


6089-119



















	U77-50 GTY QUAD 231	U77-54 I ✓ GTY QUAD 235	U77-34 \\\\\ GTY QUAD 131	U77-38 A A GTY QUAD 135
U11 U10 T13 T12	G	MGTREFCLK0P_235 MGTREFCLK0P_235 MGTREFCLK1P_235 MGTREFCLK1P_235 MGTREFCLK1N_235	MGTREFCLK0P_131 MGTREFCLK0P_131 MGTREFCLK0N_131 T39 T40 MGTREFCLK1P_131 MGTREFCLK1N_131	MGTREFCLK0P_135 MGTREFCLK0N_135 H39 H40 MGTREFCLK1P_135 MGTREFCLK1N_135
N2 N1 N7 N6	- MGTYRXP0_231 - MGTYRXN0_231 - MGTYTXP0_231 - MGTYTXN0_231	XD18 XD17 MGTYRXP0_235 MGTYRXN0_235 XD12 MGTYTXP0_235 MGTYTXN0_235	N50 N51 N45 N45 N46 MGTYRXP0_131 MGTYRXN0_131 MGTYTXP0_131 MGTYTXN0_131	XD34 XD35 MGTYRXP0_135 MGTYRXN0_135 XD39 XD40 MGTYTXP0_135 MGTYTXN0_135
M4 M3 M9 M8	MGTYRXP1_231 MGTYRXN1_231 MGTYTXP1_231 MGTYTXN1_231 MGTYRXP2_231	E20 X E19 MGTYRXN1_235 MGTYRXN1_235 X E14 X MGTYTXP1_235 MGTYTXN1_235 MGTYTXN1_235 MGTYTXN1_235	M48 × M49 × M43 × M44 × M44 × L50 MGTYRXP1_131 MGTYTXP1_131 MGTYTXN1_131 MGTYTXN1_131	E32 E33 MGTYRXP1_135 MGTYRXN1_135 MGTYTXP1_135 MGTYTXN1_135 MGTYTXN1_135 MGTYRXP2_135
L1 L7 L6 K4 K3	- MGTYRXN2_231 - MGTYTXP2_231 - MGTYTXN2_231 - MGTYRXP3_231 - MGTYRXN3_231	MGTYRXN2_235 F13 F12 MGTYTXP2_235 MGTYTXN2_235 MGTYTXN2_235 MGTYRXN3_235 MGTYRXN3_235	MGTYRXP2_131 MGTYRXN2_131 X_L45 X_L46 MGTYTXP2_131 MGTYTXN2_131 X_K48 X_K49 MGTYRXP3_131 MGTYRXN3_131	MGTYRXN2_135 F39 F40 MGTYTXP2_135 MGTYTXP2_135 MGTYTXN2_135 MGTYRXP3_135 MGTYRXP3_135 MGTYRXN3_135
K9 K8	MGTYTXP3_231 MGTYTXN3_231 FPGA_VU13P_A2577	G15 WGTYTXP3_235 MGTYTXN3_235 MGTYTXN3_235 FPGA_VU13P_A2577	X K44 MGTYTXP3_131 MGTYTXN3_131 FPGA_VU13P_A2577	G37 G38 MGTYTXP3_135 MGTYTXN3_135 FPGA_VU13P_A2577

8.09: FPGA#2 UNUSED QUADS G, K, W, AA





9.05: F1 QUAD G TO F2 QUAD P

FPGA#1

GTY QUAD 231 G -≪ ac_pF1R_R0_G -- ac_nF1R_R0_G MGTREFCLK1P_231 MGTREFCLK1N_231 MGTYRXP0_231 MGTYRXN0_231 MGTYRXP1_231 MGTYRXN1_231 MGTYTXP1_231 MGTYTXN1_231 MGTYRXP2_231 MGTYRXN2_231 pF1_G_XMIT2 nF1_G_XMIT2 MGTYTXP2_231 MGTYTXN2_231 MGTYRXP3_231 MGTYRXN3_231 MGTYTXP3_231 K9 K8 MGTYTXN3_231 pF1_G_XMIT3 nF1_G_XMIT3

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

UNUSED CLOCK INPUTS ARE LEFT OPEN.


THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.

C106 0.1 UF 04 C105 0.1 UF 0402 C104 0.1 UF 04 C103 0.1 UF 0402 pF2_P_XMIT2 nF2_P_XMIT2 C102 0.1 UF 04 C101 0.1 UF 0402 C100 0.1 UF 04

pF1_G_XMIT0			pF2_P_RECV0
nF1_G_XMIT0	0402 0.1 UF	C114	nF2_P_RECV0
	0402 0.1 UF	C113	
pF1_G_XMIT1 nF1_G_XMIT1	0402 0.1 UF	C112	pF2_P_RECV1 nF2_P_RECV1
	0402 0.1 UF	C111	
pF1_G_XMIT2 nF1_G_XMIT2	0402 0.1 UF	C110	pF2_P_RECV2 nF2_P_RECV2
	0402 0.1 UF	C109	
pF1_G_XMIT3 nF1_G_XMIT3	0402 0.1 UF	C108	pF2_P_RECV3 nF2_P_RECV3
	0402 0.1 UF	C107	

FPGA#2



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1 9.05: F1 QUAD G TO F2 QUAD P 6089-119 Tuesday, June 15, 2021

