

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT)
- 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:

- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with “PG” are “Power Good” signals from power modules.
- 5) Signal names starting with “EN” are “Enable” signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).


TO DO:

THIS DESIGN INCLUDES FPGA CONFIGURATION MEMORIES. WE SHOULD STILL VERIFY THAT PROGRAMMING AND BOOTING WORK ON CMv1.

VERIFY PROPER RESISTOR VALUES FOR ALL LGA80D CONFIGURATIONS.


APOLLO CM W/ DUAL A2577, MK1			
Title			
1.01: NOTES			
Size	Document Number		Rev
	6089-119		A
Date:	Tuesday, June 15, 2021	Sheet	1 of 84

Apollo CM Dual A2577: Block Diagram



Rev 34, 18 March 2021

Apollo CM Dual A2577: Dual VU13P



APOLLO CM W/ DUAL A2577, MK1

1.03: DUAL VU13P


6089-119

Date: Tuesday, June 15, 2021

Sheet 3 of 84


Rev
A

Apollo CM Dual A2577: Single VU13P with Jumper Board (off-the-self Interposers)




Apollo CM Dual A2577: Single VU13P

PRIMARY FPGA



Apollo CM Dual A2577: Dual VU9P



APOLLO CM W/ DUAL A2577, MK1

1.06: DUAL VU9P

6089-119

Date: Tuesday, June 15, 2021


Sheet 6 of 84

Rev A

Apollo CM Dual A2577: 6 Interposer proof of principle


Diagram shows interposer location and available quads when 6 10x20 interposers are used to connect the jumper board.

Only quads numbered in black will be routed on the initial version. Quads numbered in red, while accessible to the interposers, will not be routed on the jumper board.




Rev 34, 18 March 2021

Apollo CM Dual A2577: Power Distribution




Apollo CM Dual A2577: On-Board Clock Sources

Oscillator Clocks / Reference Clock 0 (R0) Distribution




200 MHZ CLOCKS ARE UTILITY CLOCKS FOR THE FPGA LOGIC AND REFERENCE CLOCKS FOR THE SM C2C LINKS




THE FRONT PANEL CLOCK "RO_FP_CLK" IS OPTIONAL

322 MHZ CLOCKS ARE REFERENCE CLOCKS FOR THE FIXED DATA RATE LINKS. THEY ARE ALSO AVAILABLE TO DRIVE THE SYNTHESIZER AND THE FPGA LOGIC.



THE REFERENCE CLOCK 0 SYNTHESIZER CAN BE DRIVEN BY A LOCAL OSCILLATOR OR THE FIXED DATA RATE OSCILLATOR (AND FRONT PANEL INPUT) FANOUT.




Rev 34, 18 March 2021

12

Apollo CM Dual A2577: External Clock Sources

ATCA Clock and TCDS Clock/Data



→ GBIT CLOCK/DATA COMBINED

→ LHC REFERENCE CLOCK

If the SM is not the TCDS endpoint, then this is a 320 MHz clock passed directly from the ATCA backplane. If the SM is the TCDS endpoint, then this is the 40 MHz clock recovered from the backplane TCDS signal. In either case, the frequency of this clock changes when the LHC is ramping.

→ 320 MHz REF CLOCK

If the top synthesizer is using the clock on "IN_0", then these 320 MHz clocks all have zero phase offset relative to the incoming LHC REFERENCE CLOCK signal.

→ 40 MHz TCDS RECOVERED CLOCK

This clock is recovered from the incoming TCDS signal. The TCDS LOGIC synchronizes this clock to the bunch crossing. It also adjusts the phase to compensate for distribution delay changes. It will always maintain a fixed phase relative to the bunch crossing. The frequency also varies during filling. This clock is made available to the logic in the FPGAs for synchronizing operations.

→ 320 MHz TCDS RECOVERED CLOCK

These clocks drive the detector-facing FireFly devices, as well as the quad that sends the outgoing TCDS signal back to the SM. They track the TCDS RECOVERED CLOCK.

→ FPGA TO FPGA R1 CLOCK

These clocks drive the R1 reference for the FPGA quads that connect to the other FPGA. The frequency follows the 320 MHz REF CLOCK.

→ TTC/TTS DATA/CONTROL

These signals contain clocks/data/control extracted from the incoming TCDS signal (TTC) or destined for the outgoing TCDS signal (TTS). They are used within each FPGA, and can also pass from one FPGA to the other.

→ OTHER CLOCKS

These include the 40 MHz LHC clock and the outputs of various crystal oscillators. These can be used for testing or for adding flexibility to the synthesizer outputs.

GTU QUADS

FFx12 QUADS 12-lane FireFlies. For the IT-DTC, these will be detector facing.

FFx4 QUADS 4-lane FireFlies.

F1<->F2 QUADS Connections between the two FPGAs. These will be FireFly links in the case of a single FPGA with jumpers at the secondary FPGA site.

TCDS QUAD Dedicated for TCDS function.

Rev 34, 18 March 2021

APOLLO CM W/ DUAL A2577, MK1

1.10: EXTERNAL CLOCKS

Document Number
6089-119


Date: Tuesday, June 15, 2021 Sheet 10 of 84

Rev
A



Apollo CM Dual A2577: MCU Connections and Internal Resources

- 1) Connect a non-SYSMON FPGA I2C block for user use
- 2) Consider a single I2C for optics



APOLLO CM W/ DUAL A2577, MK1


1.12: MCU I/O AND INTERNALS

6089-119

Date: Tuesday, June 15, 2021 Sheet 12 of 84

Rev A

2.01: SM POWER AND CONTROL CONNECTOR



I2C0 IS A SLAVE INTERFACE. IT IS CONNECTED TO THE IPMC ON THE SM.


I2C8 CAN BE A MASTER OR A SLAVE. IT IS USED TO GET MONITORING DATA INTO THE ZYNQ. ON CMv1, THIS IS THE UART#4 PATH. IT IS CONNECTED TO THE ZYNQ ON THE SM.

I2C6 IS AVAILABLE FOR FUTURE USE. IT IS CONNECTED TO THE CPLD ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C7 PINS ARE INITIALLY USED FOR UART#3 CONNECTIONS TO THE IPMC ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C9 PINS ARE INITIALLY USED FOR UART#0 CONNECTIONS TO THE ZYNQ ON THE SM. THIS PROVIDES A BOOTLOADER FUNCTION FOR THE MCU. PULLUPS ARE NOT INSTALLED.


IF THE SERVICE BLADE HAS I2C PULLUP RESISTORS, THEN THESE RESISTORS SHOULD BE A LARGE VALUE, JUST SUFFICIENT TO HOLD THE CONTROLLER INPUTS HIGH. IF THE SERVICE BLADE DOES NOT HAVE I2C PULLUP RESISTORS, THEN THESE NEED TO BE AN APPROPRIATE VALUE FOR I2C OPERATION.



THIS CONNECTOR IS FOR A STANDALONE USB-TO-UART CABLE. SEE DIGIKEY 768-1015 (FTDI TTL-232R-3V3). THE FACTORY CONNECTOR NEEDS TO BE REPLACED WITH A 6-PIN 2MM PLUG.

THIS SHOULD ONLY BE USED WHEN THE CM IS NOT MATED TO AN SM.


MCU UART



TM4C SLAVE I2C ADDR = 0X40

TM4C1290 I2C ADDRESS: ASSIGN A SLAVE ADDRESS TO THIS DEVICE BY WRITING A VALUE INTO THE "I2CSOAR" REGISTER.

BENCHTOP POWER INLET



THESE ARE THE SIGNAL NAMES ON THE SMv2

P1-1 P1-2 P1-3 P1-4 P1-5 P1-6 P1-7 P1-8 P1-9 P1-10

P2-1 P2-2 P2-3 P2-4 P2-5 P2-6 P2-7 P2-8 P2-9 P2-10

PWR_GOOD 1-1

TMS 1-2

TDO 1-3

TX_IPMC 1-4

TX_ZYNQ 1-5

SENSE_SDA 1-6

PWR_EN 1-7

FPGA_GPIO0 1-8

FPGA_GPIO1 2-1

GND_LOGIC 2-2

GND_LOGIC 2-3

FPGA_GPIO2 2-4

GND_LOGIC 2-5

CPLD_GPIO0 2-6

GND_LOGIC 2-7

CPLD_GPIO1 2-8

EN 3-1

TCK 3-2

TDI 3-3

RX_IPMC 3-4

RX_ZYNQ 3-5

SENSE_SCL 3-6

MON_RX 3-7

/PS_RST 3-8

CM_TO_SM_PWR_OK

SM_JTAG_TMS

SM_JTAG_TDO

SM_IPMC_TX

SM_ZYNQ_TX

SM_IPMC_I2C_SDA

SM_SOFT_PWR_EN

SM_ZYNQ_I2C_SCL

SM_ZYNQ_GPIO1

SM_ZYNQ_GPIO2

SM_CPLD_GPIO0

SM_CPLD_GPIO1

SM_TO_CM_PWR_EN

SM_JTAG_TCK

SM_JTAG_TDI

SM_IPMC_RX

SM_ZYNQ_RX

SM_IPMC_I2C_SCL

SM_ZYNQ_I2C_SDA


/PS_RST IS NOT USED IN THIS DESIGN

ZERO-OHM RESISTORS ON PIN 4 AND PIN 20 ARE PLACED ADJACENT TO EACH OTHER. IF "TX" AND "RX" NEED TO BE SWAPPED, REMOVE AND ROTATE THE JUMPERS BY 90 DEGREES.

THE SAME IS TRUE FOR THE RESISTORS ON PIN 5 AND PIN 21.


IN ROW 2, PINS 1, 4, 6, AND 8 ARE "GND" ON SMv1. A CMv2 BOARD MUST BE ABLE TO TOLERATE A HARD GND CONNECTION ON THESE PINS IN CASE IT IS CONNECTED TO AN SMv1.

IF THE MCU IS DRIVING AN OUTPUT HIGH, AND THE SIGNAL IS SHORTED TO GND, A 270 OHM RESISTOR WILL LIMIT THE CURRENT TO 12 MA. THE RESISTOR POWER WILL BE 0.04 WATTS.




THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.

FPGA#1 AND BACKPLANE
CLOCK SIGNALS




ERM8-013-RA-2X13



ROW 1-1 (PIN 1)
ROW 2-1 (PIN 2)
ROW 1-13 (PIN 25)
ROW 2-13 (PIN 26)

ERM8-013-01-L-D-RA-DS

FPGA#2 SIGNALS




ERM8-013-RA-2X13

THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.

2.03: MCU AND FPGA JTAG

THE FPGA JTAG REFERENCE IS 3.3 VOLTS.



FRONT PANEL
FPGA JTAG

SM JTAG

FP JTAG


SM JTAG

FP JTAG

SM JTAG

FP JTAG

THE TEST POINT ON PIN 2 IS AVAILABLE FOR ADDING ANOTHER SIGNAL FROM THE SEGGER.





















































































FRONT PANEL
MCU JTAG

THE MCU CAN BE RUN IN "JTAG" MODE OR "ARM SWD" MODE.


THE MCU HAS INTERNAL PULLUPS ENABLED ON ALL FOUR JTAG SIGNALS. REFER TO SECTION 4.3.1 OF THE TM4C1290NCPDT MANUAL.

IF "JTAG_FROM_SM" IS ASSERTED, THE FPGA JTAG CHAIN WILL BE DRIVEN BY SIGNALS FROM THE SM. IF IT IS NEGATED, THE FPGA JTAG CHAIN WILL BE DRIVEN FROM THE FRONT PANEL CONNECTOR.

JTAG_FROM_SM




APOLLO CM W/ DUAL A2577, MK1



Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 16 of 84

2.05: UTILITY CLOCK



F2 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
4X FIREFLYS



F1 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 LEFT QUADS
12X FIREFLYS


F2 R0 LEFT QUADS
4X FIREFLYS

SYNTH "R0_B"



2.07: REFCLK SYNTHESIZER R0B

THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.



DO NOT USE PINS 20,21 TO MAINTAIN COMPATIBILITY WITH THE SI5341.

F2 R0 RIGHT QUADS
4X FIREFLYS

F2 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 RIGHT QUADS
4X FIREFLYS

F1 R0 RIGHT QUADS
12X FIREFLYS

F1 R0 LEFT QUADS
4X FIREFLYS

F1 R0 LEFT QUADS
12X FIREFLYS

F2 R0 LEFT QUADS
12X FIREFLYS

F2 R0 LEFT QUADS
4X FIREFLYS


TO SYNTH
"R0_A"

DO NOT USE PINS 55,56 TO MAINTAIN COMPATIBILITY WITH THE SI5341.

A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

A LOW LEVEL ON THE "/OE" PIN WILL
ENABLE THE OUTPUTS. THE CHIP
HAS AN INTERNAL PULLDOWN.

THE "FINC" AND "FDEC" PINS HAVE
INTERNAL PULLDOWNS AND CAN
BE LEFT UNCONNECTED.



I2C ADDR = 0X77
REFCLK R0B SYNTHESIZER

ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR

APOLLO CM W/ DUAL A2577, MK1

2.07: REFCLK SYNTHESIZER R0B


Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 19 of 84



2.09: REFCLK SYNTHESIZER R1A


IF THE HQ_CLK OR LHC_CLK IS AC-COUPLED ON THE SM, USE ZERO-OHM RESISTORS ON THESE CAPACITOR PADS.

HQ_CLK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT




OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS EXTERNAL CLOCK.


THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE.





A HI LEVEL ON THE "I2C_SEL" PIN ENABLES I2C PROGRAMMING MODE. THE CHIP HAS AN INTERNAL PULLUP.



ZERO-DELAY FEEDBACK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT



DO NOT USE PINS 20,21 TO MAINTAIN COMPATIBILITY WITH THE SI5341.




ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR




APOLLO CM W/ DUAL A2577, MK1

2.09: REFCLK SYNTHESIZER R1A

Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 21 of 84

2.10: REFCLK SYNTHESIZER R1B



2.11: REFCLK SYNTHESIZER R1C


SYN R1C IN0

NO F2
TCDS 40MHZ SYNTH R1C



IF F2 IS NOT INSTALLED, THIS WILL PROVIDE A TCDS-RECOVERED REFERENCE CLOCK SIGNAL TO THE GTY QUADS ON THE RIGHT SIDE OF F1. IF F2 IS INSTALLED, THERE WILL NOT BE ANY SIGNAL ON THIS INPUT.

A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

I2C_SDA_SYN_R1C
37
I2C_SCL_SYN_R1C
37
/SYN_R1C_RESET
37
SYN_R1C_IN_SEL0
37
SYN_R1C_IN_SEL1
37



I2C ADDR = 0X77



DO NOT USE PINS 20,21 TO MAINTAIN
COMPATIBILITY WITH THE SI5341.

F1 QUAD N (M,N,O)

F2 QUAD I (H,I,J)

F2 QUAD E (D,E,F)

F2 QUAD B (A,B,C)

F2 QUAD P


F2 QUAD N (M,N,O)

F1 QUAD B (A,B,C)

F1 QUAD E (D,E,F)

F1 QUAD G

F1 QUAD I (H,I,J)





ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR




APOLLO CM W/ DUAL A2577, MK1

2.11: REFCLK SYNTHESIZER R1C

Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 23 of 84




2.12: LEDS AND LEVEL SHIFTERS



UTILITY CONNECTIONS BETWEEN THE MCU AND THE FPGAS. THE LEVEL TRANSLATORS ARE UNI-DIRECTIONAL.

THE PREFIX "lov" MEANS "LOW VOLTAGE", AND IS THE 1.8 VOLT FPGA SIDE OF THE LEVEL SHIFTER.


THE PREFIX "hiv" MEANS "HIGH VOLTAGE, AND IS THE 3.3 VOLT SIDE OF THE LEVEK SHIFTER.



THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE ZYNQ ON THE SM IS THE TCDS ENDPOINT.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "AB" QUADS ARE DEDICATED TO TCDS SIGNALS. THE "L" QUADS CONTAIN BOTH TCDS AND C2C FUNCTIONS. TCDS AND C2C NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS



FPGA#1

FPGA#2

2.13: C2C_AND_TCDS_QUADS



FPGA#1

FPGA#2

THESE ARE NOT MECHANICAL SWITCHES. THEY ARE A COLLECTION OF PADS THAT ALLOW JUMPERS TO ROUTE SIGNALS IN THE DESIRED DIRECTION.

THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM.

THE "SWITCHES" ARE SHOWN IN THE "DOWN" POSITION.

IN THE "UP" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS AND THE LOCALLY REPEATED TCDS SIGNALS ARE ALL LOCATED IN THE SAME GTY QUAD (120).

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_A" CONNECTION ON CHANNEL 3. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_A" CONNECTION ON CHANNEL 2.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_A" CONNECTION ON CHANNEL 3. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0.

=====

IN THE "MIDDLE" POSITION, THE SM IS THE TCDS ENDPOINT. EACH FPGA HAS ITS OWN CONNECTION TO THE SM. NO CROSS CONNECTIONS BETWEEN THE TWO FPGAS ARE USED.

"TTC-TYPE" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS RECEIVED BY FPGA#2 USING THE "CON2_TCDS_MIXED_IN / CON2_TCDS_IN" CONNECTION ON CHANNEL 0.

"TTS-TYPE" RESPONSE DATA FROM FPGA#1 IS SENT TO THE SM USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS SENT TO THE SM USING THE "CON2_TCDS_OUT / CONN2_TCDS_MIXED_OUT" CONNECTION ON CHANNEL 0. THE SM MERGES THE "TTS" RESPONSE DATA FROM THE TWO FPGAS.

=====

IN THE "DOWN" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS ARE CONNECTED TO GTY QUAD 120. RELAYING THE "TTC-TYPE" DATA TO FPGA#2 AND THE SM IS DONE IN A DIFFERENT GTY QUAD, QUAD 220. THE "TTS-TYPE" RESPONSE DATA FROM FPGA#2 AND THE SM IS RECEIVED IN QUAD 220. IT IS COMBINED WITH "TTS-TYPE" DATA FROM FPGA#1 AND SENT TO THE ATCA BACKPLANE FROM QUAD 120.

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_B" CONNECTION ON CHANNEL 3 OF QUAD 220.
"TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220.


"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0 OF QUAD 120.

APOLLO CM W/ DUAL A2577, MK1

2.13: C2C_AND_TCDS_QUADS

Size Document Number
6089-119
Date: Thursday, June 24, 2021 Sheet 25 of 84 Rev A

3.01: POWER MANAGEMENT M3V3



GENERAL NOTES:

V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.


UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE
- NOTE 4 OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM W/ DUAL A2577, MK1			
Title			
3.01: POWER MANAGEMENT M3V3			
Size	Document Number		Rev
	6089-119		A
Date:	Tuesday, June 15, 2021	Sheet	26 of 84

3.02: POWER GLOBAL 3.3V AND 1.8V




GENERAL NOTES:

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.02: POWER GLOBAL 3.3V AND 1.8V		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 27 of 84

3.03: POWER FPGA#1 INTERNAL




NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.
- | | | |
|----------------------|---------|---------------------------|
| V_3V3/V_1V8: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F1_AVCC/V_F1_AVTT: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F2_AVCC/V_F2_AVTT: | R=0 | -> ADDR = 0X40 (AND 0X41) |
| V_F1_INT MASTER: | R=12.1K | -> ADDR = 0X44 |
| V_F1_INT SLAVE: | R=11K | -> ADDR = 0X43 |
| V_F2_INT MASTER: | R=12.1K | -> ADDR = 0X44 |
| V_F2_INT SLAVE: | R=11K | -> ADDR = 0X43 |
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(avg)/50A(ovc) EACH.

- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.
- IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.
- IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND. INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER. THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- NOTE 6 THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 16.2K FOR 0.85V
- NOTE 9 THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".
- NOTE 10 PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.03: POWER FPGA#1 INTERNAL		
Size	Document Number	Rev
	6089-119	A
Date:	Thursday, June 24, 2021	Sheet 28 of 84

3.04: POWER FPGA#1 GTY TRANSCEIVER



SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/S�AVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.
- IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.
- IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.


GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


APOLLO CM W/ DUAL A2577, MK1		
Title		
3.04: POWER FPGA#1 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 29 of 84

3.05: POWER FPGA#2 INTERNAL



APOLLO CM W/ DUAL A2577, MK1		
Title		
3.05: POWER FPGA#2 INTERNAL		
Size	Document Number	Rev
	6089-119	A
Date:	Thursday, June 24, 2021	Sheet 30 of 84

3.06: POWER FPGA#2 GTY TRANSCEIVER



SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.
- IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.
- IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.







GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM W/ DUAL A2577, MK1		
Title		
3.06: POWER FPGA#2 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 31 of 84

3.07: POWER FOR FF X12 XMIT



V_4V0 IS USED TO SUPPLY THE 3.8 VOLT REGULATORS FOR THE 12-LANE FIREFLY TRANSMITTERS.



IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

NOTE 1 THE LDO06C DOES NOT REQUIRE ANY EXTERNAL INPUT OR OUTPUT CAPACITORS.

NOTE 2 THE LDO06C IS ENABLED AT THE SAME TIME AS THE BOARD-WIDE 3.3V SUPPLY.

NOTE 3 LDO06C OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
 FOR 4.0 VOLTS, R=347 OHMS

NOTE 4 THE MONITORING CHIP EXPECTS 1.8 VOLTS AT THE INPUT, SO THE 4.0 VOLTS IS DIVIDED.

NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

NOTE 6 V_4V0 IS ONLY CONNECTED ONTHIS PAGE, EXCEPT FOR MEASURING BY THE MCU ADC.

NOTE 7 THE TPS73601 REGULATOR SHOULD NOT BE ENABLED UNTIL THE FIREFLY TRANSMITTER TYPE HAS BEEN DETERMINED AND THE VOLTAGE SWITCH IS FOUND TO BE IN THE CORRECT POSITION.

NOTE 8 PULLDOWNS ARE NEEDED ON THE CONTROL INPUTS, SINCE THE I2C DRIVER DEVICES NEED TO BE CONFIGURED AS OUTPUTS BEFORE THEY CAN CONTOLE THE LOGIC LEVEL. THE I2C DRIVERS HAVE A BUILT-IN 100K PULLUP.

NOTE 9 THE TPS73601 OUTPUT VOLTAGE IS CALCULATED BY:
 $V_{OUT} = 1.204 * ((R_{top} + R_{bot}) / R_{bot})$
 IF $R_{top} = 60.4k$ AND $R_{bot} = 28k$, THEN $V_{OUT} = 3.8 V$

NOTE 10 THE SWITCH IS SHOWN IN THE POSITION TO PROVIDE 3.8 VOLTS TO THE FIREFLY TRANSMITTER. THE "3V8_SEL" SIGNAL WILL BE HIGH.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


APOLLO CM W/ DUAL A2577, MK1

Title
3.07: POWER FOR FF X12 XMIT

Size Document Number
6089-119

Date: Tuesday, June 15, 2021 Sheet 32 of 84

3.08: VOLT, CUR, TEMP MEASURE



THE VALUE OF "MCU_VREF+" SETS THE VOLTAGE THAT WILL CORRESPOND TO THE ADC FULL SCALE VALUE OF 4095. THE MINIMUM VOLTAGE IS 2.4 VOLTS.

THIS DESIGN USES 2.5 VOLTS FOR FULL SCALE.


THE ANTI-ALIASING CUTOFF FREQUENCY IS 15.9 KHZ

A 16 MHZ ADC CLOCK PROVIDES A SAMPLING RATE OF 1 MEGA-SAMPLES PER SECOND. IF ALL 20 ADC CHANNELS ARE USED, THE SAMPLE RATE PER CHANNEL IS 50 KILO-SAMPLES PER SECOND, AND THE NYQUIST FREQUENCY IS 25 KHZ.

THE MAXIMUM SOURCE IMPEDANCE FEEDING THE ADC INPUTS IS 500 OHMS.



APOLLO CM W/ DUAL A2577, MK1			
Title			
3.08: VOLT, CUR, TEMP MEASURE			
Size	Document Number		Rev
	6089-119		A
Date:	Tuesday, June 15, 2021	Sheet	33 of 84

3.09: POWER CONTROL



THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN V_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.

4.01: I2C CONTROLLER



THIS EEPROM IS FOR STORING UNCHANGING INFORMATION, LIKE SERIAL NUMBERS OR OTHER BOARD IDENTIFIERS.

THE EEPROM IS CONNECTED TO THE I2C BUS THAT RUNS THE CLOCKING CHIPS.

24LCS52 I2C ADDRESS:
READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
WRITE-PROTECT REGISTER
0 1 1 0 A2 A1 A0

R/W I2C ADDR = 0X50
WP I2C ADDR = 0X30


INSTALL A ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '1'.

APOLLO CM W/ DUAL A2577, MK1		
Title 4.01: I2C CONTROLLER		
Size	Document Number 6089-119	Rev A
Date:	Monday, June 21, 2021	Sheet 35 of 84

4.02: I2C POWER CONTROL

POWER THE PULLUPS AND THE BUFFERS FROM V_M3V3 SO THAT THE I2C BUS WILL WORK WHILE CONTROLLING THE REGULAR V_3V3 SUPPLY.




I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

4.03: I2C CLOCK CONTROL




I2C ADDR = 0X70


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



I2C ADDR = 0X20



I2C ADDR = 0X21

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37

APOLLO CM W/ DUAL A2577, MK1

4.03: I2C CLOCK CONTROL


6089-119

Tuesday, June 15, 2021

Sheet 37 of 84

Rev A

4.04: I2C FPGA INTERNALS



I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

THE SYSMON I2C PORTS CONNECT TO THE SYSMON MODULE PINS ON THE FPGAS. THE SYSMON MODULES ARE AVAILABLE WHENEVER THE FPGAS ARE POWERED. THE FPGAS DO NOT HAVE TO BE CONFIGURED.

THE GENERIC I2C PORTS CONNECT TO I2C MODULES THAT ARE LOADED AS PART OF THE CONFIGURATION PROCESS. THEY ARE NOT AVAILABLE BEFORE THE FPGA HAS BEEN CONFIGURED.


THE GENERIC MODULES HAVE MORE CAPABILITY THAN THE SYSMON MODULES.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)


APOLLO CM W/ DUAL A2577, MK1		
Title		
4.04: I2C FPGA INTERNALS		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 38 of 84

4.05: I2C FPGA#1 OPTICS

I2C_SCL_F1_OPTICS
35
I2C_SDA_F1_OPTICS
35
/I2C_RESET_F1_OPTICS
35



I2C ADDR = 0X70




I2C ADDR = 0X71

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

I2C_SCL_F1_FF1_XMIT
62
I2C_SDA_F1_FF1_XMIT
62
I2C_SCL_F1_FF1_RECV
62
I2C_SDA_F1_FF1_RECV
62
I2C_SCL_F1_FF4_XCVR
65
I2C_SDA_F1_FF4_XCVR
65
I2C_SCL_F1_FF2_XMIT
63
I2C_SDA_F1_FF2_XMIT
63
I2C_SCL_F1_FF2_RECV
63
I2C_SDA_F1_FF2_RECV
63



I2C ADDR = 0X20



I2C ADDR = 0X21


TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



INPUT

INPUT



INPUT

OUTPUT

INPUT


APOLLO CM W/ DUAL A2577, MK1

4.05: I2C FPGA#1 OPTICS


Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 39 of 84

4.06: I2C FPGA#2 OPTICS

I2C_SCL_F2_OPTICS >>
I2C_SDA_F2_OPTICS >>
/I2C_RESET_F2_OPTICS >>



I2C ADDR = 0X70



I2C ADDR = 0X71

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.



OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.


RANGE: 0X30 TO 0X37



I2C ADDR = 0X20




I2C ADDR = 0X21



INPUT

INPUT



INPUT

OUTPUT


INPUT




APOLLO CM W/ DUAL A2577, MK1

4.06: I2C FPGA#2 OPTICS

Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 40 of 84

5.01: FPGA#1 GND








BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"

APOLLO CM W/ DUAL A2577, MK1			
Title 5.02: FPGA#1 POWER INTERNAL			
Size	Document Number 6089-119		Rev A
Date:	Tuesday, June 15, 2021	Sheet 42 of 84	

5.03: FPGA#1 GTY TRANSCEIVER POWER




REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM W/ DUAL A2577, MK1			
Title			
5.03: FPGA#1 GTY TRANSCEIVER POWER			
Size	Document Number		Rev
	6089-119		A
Date:	Tuesday, June 15, 2021	Sheet	43 of 84

5.04: FPGA#1 CONFIGURATION


QUAD SPI CONFIG FLASH



FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2.

FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3.


ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS.



THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63

5.06 FPGA#1 I/O SLR0




OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

THIS IS THE 40 MHZ RECOVERED TCDS CLOCK. USING BANK 62 KEEPS THIS IN THE SAME SLR AS THE TCDS LOGIC.


bc_nF1_TCDS_RECOV_CLK >>>
22
bc_pF1_TCDS_RECOV_CLK >>>
22

nF2F1_SPARE2 >>>
58
pF2F1_SPARE2 >>>
58
nF2F1_SPARE1 >>>
58
pF2F1_SPARE1 >>>
58
nF2F1_SPARE0 >>>
58
pF2F1_SPARE0 >>>
58

R317 240 0402
GND <- >



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

APOLLO CM W/ DUAL A2577, MK1

Title
5.06 FPGA#1 I/O SLR0

Size	Document Number	Rev
	6089-119	A


Date: Tuesday, June 15, 2021 Sheet 46 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.


SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

I2C_SDA_F1_SYSMON >>
38
I2C_SCL_F1_SYSMON >>
38



F1 LOGIC
TCDS 40MHZ INPUT




BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.

APOLLO CM W/ DUAL A2577, MK1			
Title 5.07 FPGA#1 I/O SLR1			
Size	Document Number 6089-119	Rev A	
Date:	Tuesday, June 15, 2021	Sheet	47 of 84


5.08: FPGA#1 I/O SLR2

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P	VU9P
	BANK	BANK
G	70	67
H	71	68




THE TRI-COLOR LED IS CONNECTED TO DIFFERENT PINS ON EACH FPGA, IN ORDER TO SIMPLIFY LAYOUT.




THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1.
THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN
THE TWO FPGAs. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA




THE "F1_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.



FPGA_VU13P_A2577

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72



FPGA_VU13P_A2577



FPGA_VU13P_A2577

5.09: FPGA#1 I/O SLR3


APOLLO CM W/ DUAL A2577, MK1			
Title			
5.09: FPGA#1 I/O SLR3			
Size	Document Number		Rev
	6089-119		A
Date:	Thursday, June 24, 2021	Sheet	49 of 84

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



6.01: FPGA#2 GND




IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F2_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.


APOLLO CM W/ DUAL A2577, MK1

Title		
6.01: FPGA#2 GND		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 51 of 84


6.03: FPGA#2 GTY TRANSCEIVER POWER



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577


REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM W/ DUAL A2577, MK1		
Title		
6.03: FPGA#2 GTY TRANSCEIVER POWER		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 53 of 84

6.04: FPGA#2 CONFIGURATION








THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#0 FOR THE VU13P AND SLR#0 FOR THE VU9P.

6.06 FPGA#2 I/O SLR0

SITE	VU13P BANK	VU9P BANK
D	61	61
E	62	62
F	63	63



OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

OMIT "VREF" AND "VRP" RESISTORS ON UNUSED I/O BANKS.

APOLLO CM W/ DUAL A2577, MK1

6.06 FPGA#2 I/O SLR0

Size Document Number 6089-119 Rev A

Date: Tuesday, June 15, 2021 Sheet 56 of 84

THESE BANKS ARE NUMBERED THE SAME IN THE VU13P AND VU9P, AND THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#1 FOR THE VU13P AND SLR#1 FOR THE VU9P.


6.07 FPGA#2 I/O SLR1

SITE	VU13P BANK	VU9P BANK
C	65	65
B	66	66

I2C_SDA_F2_SYSMON >>>
I2C_SCL_F2_SYSMON >>>

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.




THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME.
THEY ARE IN SLR#2 FOR THE VU13P AND SLR#1 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
G	70	67
H	71	68

THESE ARE LOGIC-CIRCUIT CLOCKS
SOURCED FROM AN ON-BOARD
OSCILLATOR, EITHER DIRECTLY OR
THROUGH A SYNTHESIZER. THEY MUST
BE CONNECTED TO A GLOBAL CLOCK
INPUT.

VERIFY THAT A GENERIC I2C
BUS CAN BE CONNECTED HERE.

GND ← R386 240 0402



VREF_70


W32 R409 1K 0402

nF2F1_SPARE2 46
pF2F1_SPARE2 46

nF2F1_SPARE1 46
pF2F1_SPARE1 46
nF2F1_SPARE0 46
pF2F1_SPARE0 46

PIN B29 IS PULLED HIGH ON FPGA#1 AND
IS TIED TO GND ON FPGA#2. IT ALLOWS
THE FIRMWARE TO KNOW WHICH FPGA IT
IS RUNNING IN.

GND ← R140 1K 0402




VREF_71

L30 R375 1K 0402

THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1.
THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN
THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA




THE "F2_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.

THESE BANKS ARE NUMBERED DIFFERENTLY IN THE VU13P AND VU9P, BUT THE PIN NUMBERS ARE THE SAME. THEY ARE IN SLR#3 FOR THE VU13P AND SLR#2 FOR THE VU9P.

SITE	VU13P BANK	VU9P BANK
I	73	70
J	74	71
K	75	72



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

6.09: FPGA#2 I/O SLR3


Size	Document Number	Rev
	6089-119	A
Date:	Thursday, June 24, 2021	Sheet 59 of 84

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



7.01: FPGA#1 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1			
Title			
7.01: FPGA#1 SM C2C ON QUAD L			
Size	Document Number		Rev
	6089-119		A
Date:	Tuesday, June 15, 2021	Sheet	61 of 84

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

AC GTYQUAD 121

MGTYREFCLK0P_121
MGTYREFCLK0N_121

MGTYREFCLK1P_121
MGTYREFCLK1N_121

MGTYRXN0_121
MGTYTXN0_121

MGTYRXN1_121
MGTYTXN1_121

MGTYRXN2_121
MGTYTXN2_121

MGTYRXN3_121
MGTYTXN3_121

MGTYRXN4_121
MGTYTXN4_121

MGTYRXN5_121
MGTYTXN5_121

MGTYRXN6_121
MGTYTXN6_121

MGTYRXN7_121
MGTYTXN7_121

MGTYRXN8_121
MGTYTXN8_121

MGTYRXN9_121
MGTYTXN9_121

MGTYRXN10_121
MGTYTXN10_121

MGTYRXN11_121
MGTYTXN11_121

MGTYRXN12_121
MGTYTXN12_121

MGTYRXN13_121
MGTYTXN13_121

MGTYRXN14_121
MGTYTXN14_121

MGTYRXN15_121
MGTYTXN15_121

MGTYRXN16_121
MGTYTXN16_121

MGTYRXN17_121
MGTYTXN17_121

MGTYRXN18_121
MGTYTXN18_121

MGTYRXN19_121
MGTYTXN19_121

MGTYRXN20_121
MGTYTXN20_121

MGTYRXN21_121
MGTYTXN21_121

MGTYRXN22_121
MGTYTXN22_121

MGTYRXN23_121
MGTYTXN23_121

MGTYRXN24_121
MGTYTXN24_121

MGTYRXN25_121
MGTYTXN25_121

MGTYRXN26_121
MGTYTXN26_121

MGTYRXN27_121
MGTYTXN27_121

MGTYRXN28_121
MGTYTXN28_121

MGTYRXN29_121
MGTYTXN29_121

MGTYRXN30_121
MGTYTXN30_121

MGTYRXN31_121
MGTYTXN31_121

MGTYRXN32_121
MGTYTXN32_121

MGTYRXN33_121
MGTYTXN33_121

MGTYRXN34_121
MGTYTXN34_121

MGTYRXN35_121
MGTYTXN35_121

MGTYRXN36_121
MGTYTXN36_121

MGTYRXN37_121
MGTYTXN37_121

MGTYRXN38_121
MGTYTXN38_121

MGTYRXN39_121
MGTYTXN39_121

MGTYRXN40_121
MGTYTXN40_121

MGTYRXN41_121
MGTYTXN41_121

MGTYRXN42_121
MGTYTXN42_121

MGTYRXN43_121
MGTYTXN43_121

MGTYRXN44_121
MGTYTXN44_121

MGTYRXN45_121
MGTYTXN45_121

MGTYRXN46_121
MGTYTXN46_121

MGTYRXN47_121
MGTYTXN47_121

MGTYRXN48_121
MGTYTXN48_121

MGTYRXN49_121
MGTYTXN49_121

MGTYRXN50_121
MGTYTXN50_121

MGTYRXN51_121
MGTYTXN51_121

MGTYRXN52_121
MGTYTXN52_121

MGTYRXN53_121
MGTYTXN53_121

MGTYRXN54_121
MGTYTXN54_121

MGTYRXN55_121
MGTYTXN55_121

MGTYRXN56_121
MGTYTXN56_121

MGTYRXN57_121
MGTYTXN57_121

MGTYRXN58_121
MGTYTXN58_121

MGTYRXN59_121
MGTYTXN59_121

MGTYRXN60_121
MGTYTXN60_121

MGTYRXN61_121
MGTYTXN61_121

MGTYRXN62_121
MGTYTXN62_121

MGTYRXN63_121
MGTYTXN63_121

MGTYRXN64_121
MGTYTXN64_121

MGTYRXN65_121
MGTYTXN65_121

MGTYRXN66_121
MGTYTXN66_121

MGTYRXN67_121
MGTYTXN67_121

MGTYRXN68_121
MGTYTXN68_121

MGTYRXN69_121
MGTYTXN69_121

MGTYRXN70_121
MGTYTXN70_121

MGTYRXN71_121
MGTYTXN71_121

MGTYRXN72_121
MGTYTXN72_121

MGTYRXN73_121
MGTYTXN73_121

MGTYRXN74_121
MGTYTXN74_121

MGTYRXN75_121
MGTYTXN75_121

MGTYRXN76_121
MGTYTXN76_121

MGTYRXN77_121
MGTYTXN77_121

MGTYRXN78_121
MGTYTXN78_121

MGTYRXN79_121
MGTYTXN79_121

MGTYRXN80_121
MGTYTXN80_121

MGTYRXN81_121
MGTYTXN81_121

MGTYRXN82_121
MGTYTXN82_121

MGTYRXN83_121
MGTYTXN83_121

MGTYRXN84_121
MGTYTXN84_121

MGTYRXN85_121
MGTYTXN85_121

MGTYRXN86_121
MGTYTXN86_121

MGTYRXN87_121
MGTYTXN87_121

MGTYRXN88_121
MGTYTXN88_121

MGTYRXN89_121
MGTYTXN89_121

MGTYRXN90_121
MGTYTXN90_121

MGTYRXN91_121
MGTYTXN91_121

MGTYRXN92_121
MGTYTXN92_121

MGTYRXN93_121
MGTYTXN93_121

MGTYRXN94_121
MGTYTXN94_121

MGTYRXN95_121
MGTYTXN95_121

MGTYRXN96_121
MGTYTXN96_121

MGTYRXN97_121
MGTYTXN97_121

MGTYRXN98_121
MGTYTXN98_121

MGTYRXN99_121
MGTYTXN99_121

MGTYRXN100_121
MGTYTXN100_121

MGTYRXN101_121
MGTYTXN101_121

MGTYRXN102_121
MGTYTXN102_121

MGTYRXN103_121
MGTYTXN103_121

MGTYRXN104_121
MGTYTXN104_121

MGTYRXN105_121
MGTYTXN105_121

MGTYRXN106_121
MGTYTXN106_121

MGTYRXN107_121
MGTYTXN107_121

MGTYRXN108_121
MGTYTXN108_121

MGTYRXN109_121
MGTYTXN109_121

MGTYRXN110_121
MGTYTXN110_121

MGTYRXN111_121
MGTYTXN111_121

MGTYRXN112_121
MGTYTXN112_121

MGTYRXN113_121
MGTYTXN113_121

MGTYRXN114_121
MGTYTXN114_121

MGTYRXN115_121
MGTYTXN115_121

MGTYRXN116_121
MGTYTXN116_121

MGTYRXN117_121
MGTYTXN117_121

MGTYRXN118_121
MGTYTXN118_121

MGTYRXN119_121
MGTYTXN119_121

MGTYRXN120_121
MGTYTXN120_121

MGTYRXN121_121
MGTYTXN121_121

MGTYRXN122_121
MGTYTXN122_121

MGTYRXN123_121
MGTYTXN123_121

MGTYRXN124_121
MGTYTXN124_121

MGTYRXN125_121
MGTYTXN125_121

MGTYRXN126_121
MGTYTXN126_121

MGTYRXN127_121
MGTYTXN127_121

MGTYRXN128_121
MGTYTXN128_121

MGTYRXN129_121
MGTYTXN129_121

MGTYRXN130_121
MGTYTXN130_121

MGTYRXN131_121
MGTYTXN131_121

MGTYRXN132_121
MGTYTXN132_121

MGTYRXN133_121
MGTYTXN133_121

MGTYRXN134_121
MGTYTXN134_121

MGTYRXN135_121
MGTYTXN135_121

MGTYRXN136_121
MGTYTXN136_121

MGTYRXN137_121
MGTYTXN137_121

MGTYRXN138_121
MGTYTXN138_121

MGTYRXN139_121
MGTYTXN139_121

MGTYRXN140_121
MGTYTXN140_121

MGTYRXN141_121
MGTYTXN141_121

MGTYRXN142_121
MGTYTXN142_121

MGTYRXN143_121
MGTYTXN143_121

MGTYRXN144_121
MGTYTXN144_121

MGTYRXN145_121
MGTYTXN145_121

MGTYRXN146_121
MGTYTXN146_121

MGTYRXN147_121
MGTYTXN147_121

MGTYRXN148_121
MGTYTXN148_121

MGTYRXN149_121
MGTYTXN149_121

MGTYRXN150_121
MGTYTXN150_121

MGTYRXN151_121
MGTYTXN151_121

MGTYRXN152_121
MGTYTXN152_121

MGTYRXN153_121
MGTYTXN153_121

MGTYRXN154_121
MGTYTXN154_121

MGTYRXN155_121
MGTYTXN155_121

MGTYRXN156_121
MGTYTXN156_121

MGTYRXN157_121
MGTYTXN157_121

MGTYRXN158_121
MGTYTXN158_121

MGTYRXN159_121
MGTYTXN159_121

MGTYRXN160_121
MGTYTXN160_121

MGTYRXN161_121
MGTYTXN161_121

MGTYRXN162_121
MGTYTXN162_121

MGTYRXN163_121
MGTYTXN163_121

MGTYRXN164_121
MGTYTXN164_121

MGTYRXN165_121
MGTYTXN165_121

MGTYRXN166_121
MGTYTXN166_121

MGTYRXN167_121
MGTYTXN167_121

MGTYRXN168_121
MGTYTXN168_121

MGTYRXN169_121
MGTYTXN169_121

MGTYRXN170_121
MGTYTXN170_121

MGTYRXN171_121
MGTYTXN171_121

MGTYRXN172_121
MGTYTXN172_121

MGTYRXN173_121
MGTYTXN173_121

MGTYRXN174_121
MGTYTXN174_121

MGTYRXN175_121
MGTYTXN175_121

MGTYRXN176_121
MGTYTXN176_121

MGTYRXN177_121
MGTYTXN177_121

MGTYRXN178_121
MGTYTXN178_121

MGTYRXN179_121
MGTYTXN179_121

MGTYRXN180_121
MGTYTXN180_121

MGTYRXN181_121
MGTYTXN181_121

MGTYRXN182_121
MGTYTXN182_121

MGTYRXN183_121
MGTYTXN183_121

MGTYRXN184_121
MGTYTXN184_121

MGTYRXN185_121
MGTYTXN185_121

MGTYRXN186_121
MGTYTXN186_121

MGTYRXN187_121
MGTYTXN187_121

MGTYRXN188_121
MGTYTXN188_121

MGTYRXN189_121
MGTYTXN189_121

MGTYRXN190_121
MGTYTXN190_121

MGTYRXN191_121
MGTYTXN191_121

MGTYRXN192_121
MGTYTXN192_121

MGTYRXN193_121
MGTYTXN193_121

MGTYRXN194_121
MGTYTXN194_121

MGTYRXN195_121
MGTYTXN195_121

MGTYRXN196_121
MGTYTXN196_121

MGTYRXN197_121
MGTYTXN197_121

MGTYRXN198_121
MGTYTXN198_121

MGTYRXN199_121
MGTYTXN199_121

MGTYRXN200_121
MGTYTXN200_121

MGTYRXN201_121
MGTYTXN201_121

MGTYRXN202_121
MGTYTXN202_121

MGTYRXN203_121
MGTYTXN203_121

MGTYRXN204_121
MGTYTXN204_121



MGTYRXN205_121
MGTYTXN205_121

MGTYRXN206_121
MGTYTXN206_121



MGTYRXN207_121
MGTYTXN207_121

MGTYRXN208_121
MGTYTXN208_121

7.03: FPGA#1 FF#2 X12 ON QUADS Q R S






THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.



FPGA_VU13P_A2577

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.



THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1



Title	7.03: FPGA#1 FF#2 X12 ON QUADS Q R S
-------	--------------------------------------

Size	Document Number 6089-119		
Date:	Monday, June 21, 2021	Sheet	63 of 84

7.04: FPGA#1 FF#3 X12 ON QUADS X Y Z






THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS 28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.



FPGA_VU13P_A2577

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
 0x54 = 7 BIT ADDRESS
 0xA8 = 8 BIT WRITE ADDRESS
 0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.


7.05: FPGA#1 FF#4 X4 ON QUAD AF

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U75-27
AF GTY QUAD 124

AT39	MGTYRXN0_124
AT40	MGTYRXN0_124
AR41	MGTYRXN1_124
AR42	MGTYRXN1_124
pF1_FF4_RECV0	BA50
nF1_FF4_RECV0	BA51
pF1_FF4_XMIT0	BA45
nF1_FF4_XMIT0	BA46
pF1_FF4_RECV1	AY48
nF1_FF4_RECV1	AY49
pF1_FF4_XMIT1	AY43
nF1_FF4_XMIT1	AY44
pF1_FF4_RECV2	AW50
nF1_FF4_RECV2	AW51
pF1_FF4_XMIT2	AW45
nF1_FF4_XMIT2	AW46
pF1_FF4_RECV3	AV48
nF1_FF4_RECV3	AV49
pF1_FF4_XMIT3	AV43
nF1_FF4_XMIT3	AV44

FPGA_VU13P_A2577



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1			
Title			
7.05: FPGA#1 FF#4 X4 ON QUAD AF			
Size	Document Number	Rev	
	6089-119	A	
Date:	Monday, June 21, 2021	Sheet	65 of 84

7.06: FPGA#1 FF#5 X4 ON QUAD T

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


U75-31
GTY QUAD 128

AE41
AE42
AC41
AC42

MGTREFCLK0P_128
MGTREFCLK0N_128
MGTREFCLK1P_128
MGTREFCLK1N_128

pF1_FF5_RECV0	AE50	MGTYRXP0_128
nF1_FF5_RECV0	AE51	MGTYRXN0_128
pF1_FF5_XMIT0	AE45	MGTYTXP0_128
nF1_FF5_XMIT0	AE46	MGTYTXN0_128
pF1_FF5_RECV1	AD48	MGTYRXP1_128
nF1_FF5_RECV1	AD49	MGTYRXN1_128
pF1_FF5_XMIT1	AD43	MGTYTXP1_128
nF1_FF5_XMIT1	AD44	MGTYTXN1_128
pF1_FF5_RECV2	AC50	MGTYRXP2_128
nF1_FF5_RECV2	AC51	MGTYRXN2_128
pF1_FF5_XMIT2	AC45	MGTYTXP2_128
nF1_FF5_XMIT2	AC46	MGTYTXN2_128
pF1_FF5_RECV3	AB48	MGTYRXP3_128
nF1_FF5_RECV3	AB49	MGTYRXN3_128
pF1_FF5_XMIT3	AB43	MGTYTXP3_128
nF1_FF5_XMIT3	AB44	MGTYTXN3_128

FPGA_VU13P_A2577




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

APOLLO CM W/ DUAL A2577, MK1

Title
7.06: FPGA#1 FF#5 X4 ON QUAD T

Size
6089-119

Date: Monday, June 21, 2021

Sheet 66 of 84

Rev
A

7.07: FPGA#1 FF#6 X4 ON QUAD U

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


U75-32
GTU QUAD 129

AA41
AA42
Y39
Y40
MGTREFCLK0P_129
MGTREFCLK0N_129
MGTREFCLK1P_129
MGTREFCLK1N_129

pF1_FF6_RECV0
nF1_FF6_RECV0
pF1_FF6_XMIT0
nF1_FF6_XMIT0
pF1_FF6_RECV1
nF1_FF6_RECV1
pF1_FF6_XMIT1
nF1_FF6_XMIT1
pF1_FF6_RECV2
nF1_FF6_RECV2
pF1_FF6_XMIT2
nF1_FF6_XMIT2
pF1_FF6_RECV3
nF1_FF6_RECV3
pF1_FF6_XMIT3
nF1_FF6_XMIT3
AA50
AA51
AA45
AA46
Y48
Y49
Y43
Y44
W50
W51
W45
W46
V48
V49
V43
V44
MGTYRXP0_129
MGTYRXN0_129
MGTYTXP0_129
MGTYTXN0_129
MGTYRXP1_129
MGTYRXN1_129
MGTYTXP1_129
MGTYTXN1_129
MGTYRXP2_129
MGTYRXN2_129
MGTYTXP2_129
MGTYTXN2_129
MGTYRXP3_129
MGTYRXN3_129
MGTYTXP3_129
MGTYTXN3_129

FPGA_VU13P_A2577

F1 QUAD U (T,U,V)




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM W/ DUAL A2577, MK1

Title
7.07: FPGA#1 FF#6 X4 ON QUAD U

Size
6089-119

Date: Monday, June 21, 2021

Sheet 67 of 84

Rev
A

7.08: FPGA#1 FF#7 X4 ON QUAD V

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


UNUSED CLOCK INPUTS ARE LEFT OPEN.


U75-33
V GTY QUAD 130

W41
W42
V39
V40
MGTREFCLK0P_130
MGTREFCLK0N_130
MGTREFCLK1P_130
MGTREFCLK1N_130


pF1_FF7_RECV0 U50
nF1_FF7_RECV0 U51
MGTYRXP0_130
MGTYRXN0_130
pF1_FF7_XMIT0 U45
nF1_FF7_XMIT0 U46
MGTYTXP0_130
MGTYTXN0_130
pF1_FF7_RECV1 T48
nF1_FF7_RECV1 T49
MGTYRXP1_130
MGTYRXN1_130
pF1_FF7_XMIT1 T43
nF1_FF7_XMIT1 T44
MGTYTXP1_130
MGTYTXN1_130
pF1_FF7_RECV2 R50
nF1_FF7_RECV2 R51
MGTYRXP2_130
MGTYRXN2_130
pF1_FF7_XMIT2 R45
nF1_FF7_XMIT2 R46
MGTYTXP2_130
MGTYTXN2_130
pF1_FF7_RECV3 P48
nF1_FF7_RECV3 P49
MGTYRXP3_130
MGTYRXN3_130
pF1_FF7_XMIT3 P43
nF1_FF7_XMIT3 P44
MGTYTXP3_130
MGTYTXN3_130

FPGA_VU13P_A2577







FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

8.01: FPGA#2 SM C2C ON QUAD L

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.










THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

APOLLO CM W/ DUAL A2577, MK1		
Title		
8.01: FPGA#2 SM C2C ON QUAD L		
Size	Document Number	Rev
	6089-119	A
Date:	Tuesday, June 15, 2021	Sheet 70 of 84

8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS 28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

APOLLO CM W/ DUAL A2577, MK1

Title			
8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE			
Size	Document Number		Rev
	6089-119		A
Date:	Monday, June 21, 2021	Sheet	71 of 84

8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

Q GTY QUAD 125

AP39
AP40
AN41
AN42

MGTREFCLK0P_125
MGTREFCLK0N_125
MGTREFCLK1P_125
MGTREFCLK1N_125

pF2_FF2_RECV11 AU50
nF2_FF2_RECV11 AU51
pF2_FF2_XMIT11 AU45
nF2_FF2_XMIT11 AU46
pF2_FF2_RECV10 AT48
nF2_FF2_RECV10 AT49
pF2_FF2_XMIT10 AT43
nF2_FF2_XMIT10 AT44
pF2_FF2_RECV9 AR50
nF2_FF2_RECV9 AR51
pF2_FF2_XMIT9 AR45
nF2_FF2_XMIT9 AR46
pF2_FF2_RECV8 AP48
nF2_FF2_RECV8 AP49
pF2_FF2_XMIT8 AP43
nF2_FF2_XMIT8 AP44

FPGA_VU13P_A2577

R GTY QUAD 126

AM39
AM40
AL41
AL42

MGTREFCLK0P_126
MGTREFCLK0N_126
MGTREFCLK1P_126
MGTREFCLK1N_126

pF2_FF2_RECV7 AN50
nF2_FF2_RECV7 AN51
pF2_FF2_XMIT7 AN45
nF2_FF2_XMIT7 AN46
pF2_FF2_RECV6 AM48
nF2_FF2_RECV6 AM49
pF2_FF2_XMIT6 AM43
nF2_FF2_XMIT6 AM44
pF2_FF2_RECV5 AL50
nF2_FF2_RECV5 AL51
pF2_FF2_XMIT5 AL45
nF2_FF2_XMIT5 AL46
pF2_FF2_RECV4 AK48
nF2_FF2_RECV4 AK49
pF2_FF2_XMIT4 AK43
nF2_FF2_XMIT4 AK44

FPGA_VU13P_A2577

S GTY QUAD 127

AJ41
AJ42
AG41
AG42

MGTREFCLK0P_127
MGTREFCLK0N_127
MGTREFCLK1P_127
MGTREFCLK1N_127

pF2_FF2_RECV3 AJ50
nF2_FF2_RECV3 AJ51
pF2_FF2_XMIT3 AJ45
nF2_FF2_XMIT3 AJ46
pF2_FF2_RECV2 AH48
nF2_FF2_RECV2 AH49
pF2_FF2_XMIT2 AH43
nF2_FF2_XMIT2 AH44
pF2_FF2_RECV1 AG50
nF2_FF2_RECV1 AG51
pF2_FF2_XMIT1 AG45
nF2_FF2_XMIT1 AG46
pF2_FF2_RECV0 AF48
nF2_FF2_RECV0 AF49
pF2_FF2_XMIT0 AF43
nF2_FF2_XMIT0 AF44

FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1



8.03: FPGA#2 FF#2 X12 ON QUADS Q R S			
Size	Document Number	Rev	
	6089-119	A	
Date:	Monday, June 21, 2021	Sheet	72 of 84

THE "R0" PAIR IS SOURCED FROM AN
ON-BOARD OSCILLATOR.



THE "R1" PAIR IS SOURCED FROM EXTERNAL
CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL
PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK"
ELECTRICAL CONSTRAINT SET.

ac_pF2L_R0_R 20
ac_nF2L_R0_R 20
ac_pF2L_R1_R 22
ac_nF2L_R1_R 22



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE
THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA
ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD
GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible
differential inputs presenting a nominal differential
input impedance of 100 ohms. AC coupling capacitors
are located on the optical engine board and therefore
are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND
THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS



RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON
THE SAME FPGA SHARE A COMMON RESET.



THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO
GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

8.04: FPGA#2 FF#3 X12 ON QUADS X Y Z






THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS 28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.



FPGA_VU13P_A2577

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

8.05: FPGA#2 FF#4 X4 ON QUAD AF

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-27
AF GTY QUAD 124

pF2_FF4_RECV0	BA50	MGTYRXP0_124
nF2_FF4_RECV0	BA51	MGTYRXN0_124
pF2_FF4_XMIT0	BA45	MGTYTXP0_124
nF2_FF4_XMIT0	BA46	MGTYTXN0_124
pF2_FF4_RECV1	AY48	MGTYRXP1_124
nF2_FF4_RECV1	AY49	MGTYRXN1_124
pF2_FF4_XMIT1	AY43	MGTYTXP1_124
nF2_FF4_XMIT1	AY44	MGTYTXN1_124
pF2_FF4_RECV2	AW50	MGTYRXP2_124
nF2_FF4_RECV2	AW51	MGTYRXN2_124
pF2_FF4_XMIT2	AW45	MGTYTXP2_124
nF2_FF4_XMIT2	AW46	MGTYTXN2_124
pF2_FF4_RECV3	AV48	MGTYRXP3_124
nF2_FF4_RECV3	AV49	MGTYRXN3_124
pF2_FF4_XMIT3	AV43	MGTYTXP3_124
nF2_FF4_XMIT3	AV44	MGTYTXN3_124

FPGA_VU13P_A2577

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.


ac_pF2L_R0_AF 20

ac_nF2L_R0_AF 20

ac_pF2L_R1_AF 21

ac_nF2L_R1_AF 21

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

APOLLO CM W/ DUAL A2577, MK1

Title
8.05: FPGA#2 FF#4 X4 ON QUAD AF

Size
6089-119

Date: Monday, June 21, 2021

Rev
A


Sheet 74 of 84

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-31
T GTY QUAD 128

	AE41	MGTRFELCLK0_P128
	AE42	MGTRFELCLK0N_128
	AC41	
	AC42	MGTRFELCLK1P_128
		MGTRFELCLK1N_128
pF2_FF5_REC0	AE50	
nF2_FF5_REC0	AE51	MGTRYXP0_128
		MGTRYXN0_128
pF2_FF5_XMIT0	AE45	
nF2_FF5_XMIT0	AE46	MGTRYTPX0_128
		MGTRYTXN0_128
pF2_FF5_REC1	AD48	
nF2_FF5_REC1	AD49	MGTRYRXP1_128
		MGTRYRXN1_128
pF2_FF5_XMIT1	AD43	
nF2_FF5_XMIT1	AD44	MGTRYTXP1_128
		MGTRYTXN1_128
pF2_FF5_REC2	AC50	
nF2_FF5_REC2	AC51	MGTRYRXP2_128
		MGTRYRXN2_128
pF2_FF5_XMIT2	AC45	
nF2_FF5_XMIT2	AC46	MGTRYTPX2_128
		MGTRYTXN2_128
pF2_FF5_REC3	AB48	
nF2_FF5_REC3	AB49	MGTRYRXP3_128
		MGTRYRXN3_128
pF2_FF5_XMIT3	AB43	
nF2_FF5_XMIT3	AB44	MGTRYTPX3_128
		MGTRYTXN3_128

FPGA_VU13P_A2577



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave these lanes open.

Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

Title			
8.06: FPGA#2 FF#5 X4 ON QUAD T			
Size	Document Number		Rev
	6089-119		A
Date:	Monday, June 21, 2021	Sheet	75 of 84


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U77-32

GTY QUAD 129


pF2_FF6_RECV0	AA50	MGTRYXP0_129
nF2_FF6_RECV0	AA51	MGTRYXN0_129
pF2_FF6_XMIT0	AA45	MGTTYXP0_129
nF2_FF6_XMIT0	AA46	MGTTYXN0_129
pF2_FF6_RECV1	Y48	MGTRYXP1_129
nF2_FF6_RECV1	Y49	MGTRYXN1_129
pF2_FF6_XMIT1	Y43	MGTTYXP1_129
nF2_FF6_XMIT1	Y44	MGTTYXN1_129
pF2_FF6_RECV2	W50	MGTRYXP2_129
nF2_FF6_RECV2	W51	MGTRYXN2_129
pF2_FF6_XMIT2	W45	MGTTYXP2_129
nF2_FF6_XMIT2	W46	MGTTYXN2_129
pF2_FF6_RECV3	V48	MGTRYXP3_129
nF2_FF6_RECV3	V49	MGTRYXN3_129
pF2_FF6_XMIT3	V43	MGTTYXP3_129
nF2_FF6_XMIT3	V44	MGTTYXN3_129

FPGA_VU13P_A2577



XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.


Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.





FPGA_VU13P_A2577




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.







THE "V_{AXX}" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.


HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.




9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.





THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.


THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1


Title
9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H

Size Document Number
6089-119


Date: Tuesday, June 15, 2021 Sheet 79 of 84

Rev
A


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577






FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577


APOLLO CM W/ DUAL A2577, MK1

Title 9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D


Size Document Number 6089-119 Rev A

Date: Tuesday, June 15, 2021 Sheet 80 of 84


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577




FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577



FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1


Title
9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M

Size Document Number
6089-119


Date: Tuesday, June 15, 2021 Sheet 81 of 84

Rev
A


FPGA#1



FPGA_VU13P_A2577



FPGA_VU13P_A2577






FPGA_VU13P_A2577

UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.


REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.




FPGA#2



FPGA_VU13P_A2577




FPGA_VU13P_A2577



FPGA_VU13P_A2577

APOLLO CM W/ DUAL A2577, MK1

FPGA#1




UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.



THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

REPLACE THE COUPLING CAPACITORS WITH ZERO-OHM RESISTORS ON BOARDS WHERE FPGA#2 IS REPLACED BY A JUMPER BOARD.



FPGA#2

