


# TCLink

VCU118 example design quick start guide

**Eduardo Mendes** 




- 1. clone GIT repository
- 2. run tclink\_vcu118.tcl script in Vivado 2019.1 in batch mode (an example in tclink\_vcu118.bat for Windows)
- 3. once the project is created and the physical implementation is finished, you can open the Vivado project





### 4. Hardware (clocks, modules)\*

- CLKGEN: Free-running reference clock providing 320MHz and 40MHz for masters
- FMC GBT SFP: custom design from Stephane Detraz (CERN EP-ESE), the design uses GBTCLKO for the master, an SFP in DPO for the master and FMC\_LA00\_CC\_P for the slave recovered clock. Obs: connect jumper to W1.
- Si5345/44: Silicon Labs PLL featuring fixed-latency in ZDM mode




\* This design uses very specific hardware to emulate a real TCLink system. The design can also work in MGT loopback modes in case of need. Contact us in case of need!



### 5. Hardware (fiber)


- SFPA or SFPB TX to Firefly channel 0 Rx
- SFPA or SFPB RX to Firefly channel 0 Tx

• SFPA or SFPB both implement a master. The other one can be connected in loopback.





- 6. program VCU118 free-running MGT clock using system controller user interface (documentation VCU118)
  - This clock is used as a reference for the slave MGT Rx





7. program FPGA 😊


- 8. The design can be controlled using the VIO graphical interface in Vivado
- 9. Reset Master Tx (Reset Tx PLL and datapath)
  - Check tx\_ready

- 10. Reset Master1 Tx (Reset Tx datapath)
  - OBS: Master0 and Master1 share a QPLL and therefore only the reset of Tx PLL and datapath of Master0 is connected to PLL
  - Check tx ready

- 11. Reset Slave Rx (Reset Rx PLL and datapath)
  - Check rx frame is locked
  - A common issue if the frame is not locked is some polarity inversion. Try to invert the Rx polarity in case the link does not lock.









### 12. Reset Slave Tx (Reset Tx PLL and datapath)


Check tx\_ready

### 13. Reset Master Rx (Reset Rx datapath)

- Check rx frame is locked
- OBS: since master has Tx and Rx PLL shared, do not use Reset Rx PLL and datapath

### 14. Reset Master1 Rx (Reset Rx datapath)

- Check rx frame is locked
- OBS: since master has Tx and Rx PLL shared, do not use Reset Rx PLL and datapath












- -> An example of FSM implementation for the reset scheme is integrated in the core
  - Read the design choice documents for the MGT recommended reset procedure to know more







15. Check that all links are locked using the ILA






### 16. The design can be also controlled in **Python3** (for repetitive tests)

a. Execute **software/jtag\_server\_vcu118.tcl** in Vivado batch mode (an example for Windows in software/jtag\_server/execute\_jtag\_server\_vcu118.bat)

#### Jtag server example



- b. Open socket in python to the local JTAG server
- c. Check VIO probes available \_\_\_\_\_
- d. Set/get a probe value \_\_\_\_\_
- e. Additional features:
  - a. Preset design (function **preset()**)
  - b. Reprogram FPGA (function fpga\_program())
  - c. Sysmon monitoring (function save sysmon state(name file))

#### Python example

```
thon 3.7.5 (tags/v3.7.5:5c02a39a0b, Oct 15 2019, 00:11:34) [MSC v.1916 64 bit (AMD64)] on win32/
[ype "help", "copyright", "credits" or "license" for more information.
>>> from tclink_core.tclink_fpga import TCLink
>>> tclink = TCLink()
 >> probes list = tclink.print_probes()
                                  master clk offset locked 1
                                prbschk_master_locked_sync_1
                                   master_sfp_mod_abs_sync_1
                                  master_sfp_tx_fault_sync_1
                                       master_sfp_los_sync_1
                         master core stat[0][phase cdc40 rx]
                         master_core_stat[0][phase_cdc40_tx]
               master_core_stat[0][rx_fec_corrected_latched]
                        master_core_stat[0][rx_frame_locked]
                         master_core_stat[0][mgt_txpll_lock]
                         master core stat[0][mgt rxpll lock]
                 master_core_stat[0][mgt_buffbypass_rx_done]
                master_core_stat[0][mgt_buffbypass_rx_error]
                          master_core_stat[0][mgt_powergood]
                      master_core_stat[0][mgt_reset_tx_done]
                      master_core_stat[0][mgt_reset_rx_done]
                                                                 in
                     master_core_stat[0][mgt_rxpmaresetdone]
                                                                in
                     master_core_stat[0][mgt_txpmaresetdone]
```

```
>>> tclink.get_property('master_core_ctrl[0][mgt_rxpolarity]')
0
>>> tclink.set_property('master_core_ctrl[0][mgt_rxpolarity]',1)
1
>>> tclink.get_property('master_core_ctrl[0][mgt_rxpolarity]')
1
```

# Fixed latency CDC 40-320 (for master and slave)



- If required, the CDC for Tx (40MHz to 320MHz) and Rx (320MHz to 40MHz) allow a fixed-latency operation after resets
  - In order to achieve fixed-latency, the phase has to be forced after the first reset
  - Example for master0 Tx

```
tx40_phase = dut.get_property('master_core_stat[0][phase_cdc40_tx]')
dut.set_property('master_core_ctrl[0][phase_cdc40_tx_calib]', tx40_phase)
dut.set_property('master_core_ctrl[0][phase_cdc40_tx_force]', 1)
```



• Example for master0 Rx

```
rx40_phase = dut.get_property('master_core_stat[0][phase_cdc40_rx]')
dut.set_property('master_core_ctrl[0][phase_cdc40_rx_calib]', rx40_phase)
dut.set_property('master_core_ctrl[0][phase_cdc40_rx_force]', 1)
```




# MGT Tx fixed-phase (for master and slave)



- HPTD IP core (more information on <u>HPTD IP documentation</u>)
  - In order to freeze a given Tx PI phase value (after first reset) example for master0

```
tx_phase = dut.get_property('master_core_stat[0][mgt_hptd_tx_pi_phase]')
dut.set_property('master_core_ctrl[0][mgt_hptd_tx_pi_phase_calib]', tx_phase)
dut.set_property('master_core_ctrl[0][ mgt_hptd_tx_ui_align_calib]', 1)
```



 The user can also shift the phase with o(ps) resolution using the mgt\_hptd\_ps\_inc\_ndec (increment or decrement), mgt\_hptd\_ps\_phase\_step and mgt\_hptd\_ps\_strobe signals

# MGT Rx fixed-phase



- Slave fixed-latency is only supported in buffer-bypass and rxslide in PMA mode (this is not recommended by Xilinx)
  - This is related to lpGBT-FPGA frame aligner design
  - Another potential mode is the roulette approach (reset until locked)
- Master fixed-latency is not necessary (TCLink takes into account, mathematically, number of Rxslide pulses in the master side)
- Rx equalizer adaptation does not seem to need to be frozen in LPM mode (<u>Rx equalizer impact on fixed-phase report</u>)

# TCLink basic configuration



Before closing the loop, the offset phase has to be measured (procedure to be done once after first reset):

```
dut.set_property('master_core_ctrl[0][tclink_offset_error]', 0)
Wait for at least one second...
offset = dut.get_property('master_core_stat[0][tclink_error_controller]')
dut.set_property('master_core_ctrl[0][tclink_offset_error]', offset)
```

Close-loop:

```
dut.set_property('master_core_ctrl[0][tclink_close_loop]', 1)
```

- An example of how to configure TCLink in the example design and run a transfer function in the FPGA (using the TCLink tester) is given in the script **software/fpga\_transfer\_function\_vcu118.py**
- Read official tclink reference note on how to convert phase measurement values to ps

### Additional MGT features



• Dynamic reconfiguration port

#### Internal MGT PRBS

• IpGBT-FPGA Rx is kept reset when internal PRBS is selected

0000 = Normal operation

0001 = PRBS-7

0010 = PRBS-9

0011 = PRBS-15

0100 = PRBS-23

0101 = PRBS-31

1001 = Square wave with 2 UI (alternating 0s/1s)

1010 = Square wave with 32 UI

### • Transceiver Loopback

000 = Normal operation

001 = Near-End PCS Loopback

010 = Near-End PMA Loopback

100 = Far-End PMA Loopback (do not use - problem when using Tx PI)

110 = Far-End PCS Loopback

Search: Q- drp	(6 matches)				
Name	Value		Activity	Direction	VIO
\(\bar{\}\) master_core_stat(0)[mgt_drprdy_latched]	[B] 0			Input	hw_vio_2
্ৰ master_core_ctrl[0][mgt_drpen]	[B] 0	*		Output	hw_vio_2
> 1 master_core_stat[0][mgt_drpdo][15:0]	[H] 0000			Input	hw_vio_2
> 1 master_core_ctrl[0][mgt_drpaddr][9:0]	[H] 000	-		Output	hw_vio_2
> 1 master_core_ctrl[0][mgt_drpdi][15:0]	[H] 0000	-		Output	hw_vio_2
T <sub>e</sub> master_core_ctrl[0][mgt_drpwe]	[B] 0	•		Output	hw_vio_2

Search: Q- prbs	(6 matches)				
Name	Value		Activity	Direction	VIO
> 1 master_core_ctrl[0][mgt_txprbssel][3:0]	[H] 0	*		Output	hw_vio_2
T <sub>e</sub> master_core_ctrl[0][mgt_rxprbscntreset]	[B] 0	*		Output	hw_vio_2
l master_core_stat[0][mgt_rxprbslocked]	[B] 0			Input	hw_vio_2
> 1 master_core_ctrl[0][mgt_rxprbssel][3:0]	[H] 0	*		Output	hw_vio_2
master_core_stat[0][mgt_rxprbserr]	[B] 0			Input	hw_vio_2
¬ master_core_ctrl[0][mgt_txprbsforceerr]  ¬ master_ctrl[0][mgt_txprbsforceerr]  ¬ master_ctrl[0][mgt_	[B] 0			Output	hw_vio_2

Search: Q- loopback	(1 match)				
Name	Value		Activity	Direction	VIO
> 1 master_core_ctrl[0][mgt_loopback][2:0]	[H] 0	•		Output	hw_vio_2