# Operating Systems Lecture 13: TLB + Advanced Paging

Nipun Batra Aug 30, 2018





# Grace Hopper


Queen of Software


# Highlights


- Programmed the World's First Compiler
- Popularized the idea of Machine Independent language
- Invented COBOL (Common Business-Oriented Language)
- Coined the term "Compiler"


















































#### FETCH VA 1024




#### Get VPN for VA 1024. VPN = 1




#### LOOK IN TLB for VPN = 1. Not found. TLB Miss!




#### Find PFN for VPN = 1 by accessing Page Table




#### Add entry to TLB




#### Search for translation of VPN = 1 on TLB




#### Goto PFN 4 and create PA by adding offset




#### READ INSTRUCTION at PA(1024)




#### READ INSTRUCTION at PA(1024)




#### Find EDI + 4\*EAX -> VA = 40000




#### Find VPN for VA 40000. VPN = 39




#### Check TLB for VPN = 39. Miss!




#### Get PFN for VPN = 39 from Page Table




#### Store translation in TLB




#### Find PFN of VPN = 39 from TLB. Add offset to get PA.




#### FIND PA FOR VA = 1028




#### VPN = 1. Find Translation in TLB for VPN = 1. Found!




#### PFN = TLB[1] = 4



#### Get PA by adding offset to PFN = 4 and execute



#### TLB miss for VPN = 40...



1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
  - 1. Arrays elements are spatially close (EDX + 4\*EAX)

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
  - 1. Arrays elements are spatially close (EDX + 4\*EAX)
  - 2. Instructions are spatially close (1024, ...)

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
  - 1. Arrays elements are spatially close (EDX + 4\*EAX)
  - 2. Instructions are spatially close (1024, ...)
- 3. Temporal locality -> TLB has a good hit rate

- 1. Hit rate = TLB Hit/(TLB Hit + TLB Miss)
- 2. Spatial locality -> TLB has good hit rate
  - 1. Arrays elements are spatially close (EDX + 4\*EAX)
  - 2. Instructions are spatially close (1024, ...)
- 3. Temporal locality -> TLB has a good hit rate
  - Loop. Re-using same instructions which exist in TLB

1. Hit = 1 clock cycle

- 1. Hit = 1 clock cycle
- 2. Miss = 30 clock cycles

- 1. Hit = 1 clock cycle
- 2. Miss = 30 clock cycles
- 3. Miss rate = 1%

- 1. Hit = 1 clock cycle
- 2. Miss = 30 clock cycles
- 3. Miss rate = 1%
- 4. Cycle rate = .99\*1 + .01\*(30 + 1) = 1.3 cycles

 $\mathsf{TLB}$ 

VPN	PFN
1	4
39	7

TLB

P1 running

VPN	PFN
1	4
39	7

TLB

P1 running

VPN	PFN	
1	4	
39	7	

**TLB** 

PFN

P1 running

1 4 39 7

**VPN** 

P2 running

**TLB** 

P1 running

P2 running

VPN	PFN	
1	4	
39	7	
1	30	

**TLB** 

P1 running

P2 running

VPN	PFN
1	4
39	7
1	30

What will VPN 1 be mapped to?

TLB

P1 running

P2 running

VPN	PFN	
1	4	
39	7	
1	30	

**TLB** 

P1 running

P2 running

VPN	PFN
1	4
39	7
1	30

What will VPN 1 be mapped to?

TLB

P1 running

P2 running

VP N	PFN	VALID	PERMISSION	ASID
1	4	1	R	1
39	7	1	R	1
		0	RW	
1	30	1	RWX	2

1. Why to replace TLB entries?

- 1. Why to replace TLB entries?
  - 1. Limited space

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch
- 3. How to replace?

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch
- 3. How to replace?
  - 1. Remove at random

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch
- 3. How to replace?
  - 1. Remove at random
  - 2. Remove least recently used (LRU)

# TLB Entry Replacement

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch
- 3. How to replace?
  - 1. Remove at random
  - 2. Remove least recently used (LRU)
    - 1. Corner case:

# TLB Entry Replacement

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch
- 3. How to replace?
  - 1. Remove at random
  - 2. Remove least recently used (LRU)
    - 1. Corner case:
      - 1. TLB size = N

## TLB Entry Replacement

- 1. Why to replace TLB entries?
  - 1. Limited space
- 2. When to replace?
  - 1. Newer translation found
  - 2. Context switch
- 3. How to replace?
  - 1. Remove at random
  - 2. Remove least recently used (LRU)
    - 1. Corner case:
      - 1. TLB size = N
      - 2. N+1 page accesses in loop

Base & Bounds

- Base & Bounds
  - Pros: Very quick, 2 registers

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment
- Paging

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment
- Paging
  - Pros: Very low chances of segmentation

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment
- Paging
  - Pros: Very low chances of segmentation
  - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment
- Paging
  - Pros: Very low chances of segmentation
  - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!
- Paging + TLB

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment
- Paging
  - Pros: Very low chances of segmentation
  - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!
- Paging + TLB
  - Pros: Improves the address translation speed (spatial & temporal locality)

- Base & Bounds
  - Pros: Very quick, 2 registers
  - Cons: Contiguous block of memory -> fragmentation
- Segmentation
  - Pros: Still relatively simple, 3 registers, lesser fragmentation
  - Cons: Still contiguous block of memory for segment
- Paging
  - Pros: Very low chances of segmentation
  - Cons: Slow, lots of memory accesses; memory overhead/ process is huge!
- Paging + TLB
  - Pros: Improves the address translation speed (spatial & temporal locality)
  - Cons: Limited in size, memory overhead/process still huge

• 32 bit address space with 4 KB pages

4 KB pages -> 12 bits?

• Remaining bits = 32 - 12 = 20

• 20 bit VPN

• # pages =  $2^2$ 

• 4 bytes per translation -> 4 \* 2^20 MB = 4 MB/process

Solution 0: Decrease the size of VA space

Solution 0: Decrease the size of VA space

12 bit offset for 4 K pages

Solution 0: Decrease the size of VA space

30 bit address space

Solution 0: Decrease the size of VA space

• 18 bit VPNs

Solution 0: Decrease the size of VA space

4 bytes per translation -> 4 \* 2^18 MB = 1 MB/process

Solution 0: Decrease the size of VA space

• 4 bytes per translation -> 4 \* 2^18 MB = 1 MB/process

• 32 bit address space —> 4 GB

Solution 0: Decrease the size of VA space

4 bytes per translation -> 4 \* 2^18 MB = 1 MB/process

30 bit address space —> 1 GB

Solution 1: Increase the page size

Solution 1: Increase the page size

32 bit address space with 16 KB pages

Solution 1: Increase the page size

• 16 KB pages -> 14 bits?

Solution 1: Increase the page size

• Remaining bits = 32 - 14 = 18

Solution 1: Increase the page size

• 18 bit VPN

#### Solution 1: Increase the page size

• # pages =  $2^18$ 


Solution 1: Increase the page size


• 4 bytes per translation -> 4 \* 2^18 MB = 1 MB/process


Solution 1: Increase the page size

4 bytes per translation -> 4 \* 2^18 MB = 1 MB/process

Larger page size —> Fragmentation








PFN	Valid	
10	1	••
_	0	
-	Ο	
_	0	
23	1	
-	0	
-	Ο	
_	0	
-	Ο	
-	0	
-	Ο	
-	0	
_	0	
28	1	
4	1	


	PFN	Valid	
	10	1	••
	_	0	
	_	0	
	_	0	
•	23	1	
	_	0	
	_	0	
	_	0	
	_	0	
	_	0	
	<del>-</del>	0	
	<del>-</del>	0	
	<del>-</del>	0	
▼	28	1	
	4	1	

	PFN	Valid	
	10	1	••
	_	0	
	_	0	
	<del>-</del>	0	
	23	1	
•	<del>-</del>	0	
0	<del>-</del>	0	
Wasted	_	0	
Va	<del>-</del>	0	
>	_	0	
	_	0	
	_	0	
	_	0	
·	28	1	
	4	1	

PFN	Valid	
10	1	
_	0	
_	0	
_	0	
23	1	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28 4	1	
4	1	



Linear Page Table



Linear Page Table

PFN	Valid	
10	1	
_	0	
-	0	
-	0	
23	1	
-	0	
_	0	
-	0	
-	0	
-	0	
-	0	
-	0	
<del>-</del>	0	
28	1	
28 4	1	

Linear Page Table

Lookup = O(1)

# Wasted

#### Reducing Memory Overheads of Paging


PFN	Valid	
10	1	
<del>-</del>	0	
<del>-</del>	0	
_	0	
23	1	
-	0	
-	0	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
28 4	1	


Linear Page Table


Lookup = 
$$O(1)$$
  
Space =  $16*Size$ 

PFN	Valid	
	valiu	***
10	1	
-	0	
_	0	
-	0	
23	1	
_	0	
_	0	
_	0	
_	0	
=	0	
_	0	
=	0	
_	0	
28	1	
4	1	

PFN	Valid	
10	1	 _
-	0	
_	0	
_	0	
23	1	
-	0	
_	0	Canvart
-	0	Convert
-	0	<b></b>
-	0	
_	0	
-	0	
_	0	
28	1	
4	1	










PFN	Valid		Linked List
10	1	••	- LITINGG LIGE
_	0		$\int cokup - O(n) for r$
_	0		Lookup = $O(n)$ for r
-	0		
23	1		
-	0		
_	0		Convert <0, 10>
-	0		Convert <0, 10>
_	0		
-	0		<4, 23>
_	0		
-	0		
-	0		
28	1		
4	1		


PFN	Valid	 Linked	List
10	1		2.00
-	0	Lookun	$\sim O(n)$ for
-	Ο		o = O(n) for $a$
-	0	valid pa	ages (n<<10
23	1		
-	0		
-	0	O = 1= 1 = 14	<0, 10>
-	0	Convert	
-	0	<b>→</b>	1 00
-	0		<4, 23>
_	0		<b>1</b>
-	0		
-	0		
28	1		
4	1		

PFN	Valid		Linked List
10	1		LITINOG LIGE
-	0		$L \circ o kup - O(p)$ for p
_	0		Lookup = $O(n)$ for n
_	0		valid pages (n<<16)
23	1		Space = n*Size
-	0		
-	0		Convert <0, 10>
-	0	•	JOHVEIL
-	0		11 00
_	0		<4, 23>
-	0		<b>↓</b>
-	0		
-	0		
28	1		
Λ	1		Δ










How did we fill holes in PA space earlier?

Segmentation



Idea: use different page tables for heap, stack, etc

Each PT can be different size

- Each PT can be different size
- Each PT has base & bounds

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU
  - What did Base store in regular segmentation?

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU
  - What did Base store in regular segmentation?
    - PA where segment resided

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU
  - What did Base store in regular segmentation?
    - PA where segment resided
  - What would Base refer here?

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU
  - What did Base store in regular segmentation?
    - PA where segment resided
  - What would Base refer here?
    - PA of PT for segment

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU
  - What did Base store in regular segmentation?
    - PA where segment resided
  - What would Base refer here?
    - PA of PT for segment
  - What would Bounds refer to here?

- Each PT can be different size
- Each PT has base & bounds
  - Base & Bounds stored in :
    - MMU
  - What did Base store in regular segmentation?
    - PA where segment resided
  - What would Base refer here?
    - PA of PT for segment
  - What would Bounds refer to here?
    - Number of valid pages/End of page table

32 bit VA space



32 bit VA space with 4KB pages



32 bit VA space with 4KB pages for 4 segments



PFN	Valid	
10	1	••
_	0	
_	0	
_	0	
23	1	
-	0	
_	0	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28 4	1	
4	1	

PFN	Valid	
10	1	••
_	0	
_	0	
-	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
-	0	
-	0	
_	0	
28	1	
4	1	

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
_	0	
<del>-</del>	0	
_	0	
23	1	
_	0	
<del>-</del>	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
_	0	
_	0	
_	0	
23	1	
_	0	
<del>-</del>	0	
_	0	
_	0	
_	0	
_	0	
-	0	
_	Ο	
28	1	
4	1	

Code PT Base = 0

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
_	0	
<del>-</del>	0	
_	0	
23	1	
_	0	
<del>-</del>	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT Base = 0 Bounds = 2

PFN	Valid	
10	1	
	1	

PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	
_	0	
_	0	
-	0	
_	0	
-	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	
-	0	
_	Ο	
-	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	Ο	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
••	1	

Heap PT

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	••
_	0	
-	0	
_	0	
23	1	
_	0	
_	0	
_	0	
_	0	
-	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	
_	0	
<del>-</del>	0	
_	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
<del>-</del>	0	
-	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

Heap PT Base = 4 Bounds = 2

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	••
-	0	
-	0	
_	0	
23	1	
_	0	
_	0	
_	0	
_	0	
_	0	
<del>-</del>	0	
_	0	
_	Ο	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

PFN	Valid	
23	1	••
	1	

Stack PT

PFN	Valid	
10	1	••
-	0	
-	0	
-	0	
23	1	
-	0	
<del>-</del>	0	
-	0	
<del>-</del>	0	
-	0	
_	0	
_	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
	1	

PFN	Valid	
23	1	
	1	

PFN	Valid	
10	1	• •
-	0	
-	0	
-	0	
23	1	
-	0	
_	0	
-	0	
_	0	
_	0	
_	0	
-	0	
_	0	
28	1	
4	1	

Code PT
Base $= 0$
Bounds $= 2$

PFN	Valid	
10	1	
••	1	

PFN	Valid	
23	1	
	1	

• Pros:

#### • Pros:

 Leads to memory saving (Large gaps between segments)

- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:

- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:
  - Uses segmentation


- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:
  - Uses segmentation
    - Assumes certain usage pattern of address space


- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:
  - Uses segmentation
    - Assumes certain usage pattern of address space
    - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue


- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:
  - Uses segmentation
    - Assumes certain usage pattern of address space
    - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue
      - How to address this?


- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:
  - Uses segmentation
    - Assumes certain usage pattern of address space
    - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue
      - How to address this?
        - LinkedList! Getting complex now.

- Pros:
  - Leads to memory saving (Large gaps between segments)
- Cons:
  - Uses segmentation
    - Assumes certain usage pattern of address space
    - Sparsely used segments (sub-segment internal fragmentation) have same space waste issue
      - How to address this?
        - LinkedList! Getting complex now.
      - Variable size page tables —> Can lead to fragmentation










How did we fill holes in PA space earlier?

Segmentation



How did we fill holes in PA space earlier?

- 1. Segmentation
- 2. Paging

# Reducing Memory Overheads of Paging - PT + PT (Multi-level Paging)

Idea: break PT itself into pages

Idea: break PT itself into pages

Idea: break PT itself into pages

A Page Directory refers to pieces

Idea: break PT itself into pages

- A Page Directory refers to pieces
- Only have pieces with >0 valid entries

PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28 4	1	
4	1	

Page Directory Entry (PDE)

Total entries = 16

PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
28 4	1	
 _	_	

Page Directory Entry (PDE)

Total entries = 16

PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
-	0	
28	1	
28 4	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
-	0	
-	0	
_	0	
_	0	
_	0	
_	0	
_	0	
_	0	
28	1	
28 4	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

	PFN	Valid	
7	10	1	
	-	0	
-	-	0	
	-	0	
-	23	1	
0	-	0	
-	-	0	
J	-	0	
707   100	-	0	
<u>-</u>	-	0	
	-	0	
2	-	0	
I	_	0	
- - -	28	1	
	4	1	
-	Catal a	ntrina -	_ 16

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

	PFN	Valid	
7	10	1	• •
  -  -	-	0	
-	-	0	
	-	0	
- )	23	1	
 _	-	0	
-	-	0	
7	-	0	
Í I	-	0	
- - -	-	0	
	-	0	
	-	0	
    -	-	0	
<b>-</b>	28	1	
	4	1	
Total entries = 16			

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
_	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
	10	1	
 	-	0	
<b>L</b>	-	0	
	-	0	
- O V	23	1	
	-	0	
	-	0	
Ŋ	-	0	
707 <b>=</b> N. I.J	-	0	
	-	0	
	-	0	
202	-	0	
I	-	0	
	28	1	
	4	1	
٦	Total e	ntries =	= 16

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
007 = VIJ	10	1	• •
	-	0	
ጉ	-	0	
	-	0	
707	23	1	
	-	0	
7	-	0	
7	-	0	
707 = NJJ	-	0	
<u> </u>	-	0	
	-	0	
MIN = 203	-	0	
	-	0	
	28	1	
	4	1	
7	Total e	ntries :	= 16

P		NΙ		2	$\cap$	$\cap$
	П	ΙV	_	_	U	U

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
700	10	1	• •
	-	0	
L	_	0	
	-	0	
-   	23	1	
	-	0	
<u> </u>	-	0	
77	-	0	
707 = NIJJ	_	0	
<u> </u>	-	0	
	-	0	
202	-	0	
II	-	0	
Z L	28	1	
	4	1	
	Total e	ntries -	- 16

#### Page Directory Entry (PDE)

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

PFN	= 201
-----	-------

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
700	10	1	
	-	0	
L	-	0	
	-	0	
- 0 7	23	1	
	-	0	
_	-	0	
77	-	0	
707 = NIJ	-	0	
L L	-	0	
	-	0	
202	-	0	
II	-	0	
Z L L	28	1	
	4	1	
٦	Total e	ntries =	= 16

#### Page Directory Entry (PDE)

PFN = 200

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

$PFN = 20^{\circ}$	ŀ	PΕ	Ν	=	20	)1
--------------------	---	----	---	---	----	----

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
0	10	1	
  -  -	-	0	
-	-	0	
	-	0	
- O V	23	1	
  -  -	-	0	
-	-	0	
J	-	0	
707   1	-	0	
<u>-</u> -	-	0	
	-	0	
2	_	0	
I	-	0	
- - -	28	1	
	4	1	
7	Total e	ntries :	= 16

#### Page Directory Entry (PDE)

PFN = 200

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

PFN	= 201
-----	-------

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN = 202

PFN	Valid	
_	0	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
-	0	
-	0	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
7	10	1	••
  -  -	-	0	
-	-	0	
	-	0	
- O	23	1	
	-	0	
-	-	0	
707	-	0	
	-	0	
  -  -	-	0	
	_	0	
	-	0	
I	-	0	
<u>-</u> -	28	1	
	4	1	
7	Total <b>a</b>	ntries -	- 16

10tai entrie5 =

#### Page Directory Entry (PDE)

PFN = 200

PFN	Valid	
201	1	
202	0	
203	0	
204	1	

PFN = 201

PFN	Valid	
10	1	
-	0	
-	0	
23	1	

PFN = 202

PFN	Valid	
-	0	
_	0	
-	0	
_	0	

PFN = 203

PFN	Valid	
-	0	
-	0	
-	0	
-	0	
	DEN 004	

PFN	Valid	
-	0	
-	0	
28	1	
4	1	

	PFN	Valid	
	10	1	
	-	0	
	-	0	
	-	0	
	23	1	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	-	0	
	28	1	
	4	1	
To	ital e	ntries :	= 16

Page Directory Entry (PDE)

PFN = 200

PFN	Valid	/
201	1	
202	0	
203	0	
204	1	

 PFN
 Valid

 10
 1

 0

 0

 23
 1

PFN = 201

PFN = 202


PFN	Valid	
-	0	
-	0	
-	0	
-	0	


PFN = 203

PFN	Valid	
-	0	
-	0	
-	0	
-	0	
	DEN 004	


PFN	Valid	
-	0	
-	0	
28	1	
4	1	


PFN	Valid	
10	1	
-	0	
-	0	
-	0	
23	1	
_	0	
_	0	
-	0	
-	0	
_	0	
-	0	
_	0	
-	0	
28	1	
4	1	
Total e	ntries :	= 16





_			
	PFN	Valid	
7	10	1	
  -  -	-	0	
-	-	0	
	-	0	
- )	23	1	
  -  -	-	0	
-	-	0	
7	-	0	
	-	0	
  -  -	-	0	
	-	0	
5	-	0	
1 - -	-	0	
	28	1	
	4	1	
Total entries = 16			






PFN	Valid	
-	0	
-	0	
-	0	
-	0	
	PFN = 204	


PFN	Valid	
-	0	
-	0	
28	1	
4	1	


	PFN	Valid	
	10	1	
	-	0	
	-	0	
	-	0	
 	23	1	
	-	0	
	_	0	
	-	0	
	_	0	
	-	0	
	_	0	
	-	0	
	_	0	
	28	1	
	4	1	
Total entries = 16			


202



	PFN	Valid		
7	10	1	••	
  -  -	-	0		
-	-	0		
	-	0		
- -	23	1		
  -  -	-	0		
-	-	0		
1	-	0		
	-	0		
  -  -	-	0		
	-	0		
7	-	0		
] 	-	0		
-	28	1		
	4	1		
	Total entries = 16			











	PFN	Valid		
	10	1	• •	
	-	0		
	-	0		
	-	0		
	23	1		
	-	0		
	-	0		
	-	0		
	-	0		
	-	0		
	-	0		
	-	0		
	-	0		
	28	1		
	4	1		
T	Total entries = 16			


202














PFN = 201


Valid


**PFN** 














	PFN	Valid	
	10	1	**
  -  -	-	0	
-	-	0	
	-	0	
) -	23	1	
  -	-	0	
	-	0	
7	-	0	
l	-	0	
-	-	0	
	_	0	
2	-	0	
\   	-	0	
	28	1	
	4	1	
Total entries = 16			

10 Page Directory Entry (PDE) 23 PFN = 200**PFN Valid** 201 202 0 203 0 204 PFN = 204**PFN** Valid Total entries = 16 \ 0 0 +4-828

PFN = 201

Valid

**PFN** 

Multi-level paging allocates memory proportional to requirement

- Multi-level paging allocates memory proportional to requirement
  - Sparse address spaces well supported

- Multi-level paging allocates memory proportional to requirement
  - Sparse address spaces well supported
- Previously, we needed 4 MB contiguous space for PT memory

- Multi-level paging allocates memory proportional to requirement
  - Sparse address spaces well supported
- Previously, we needed 4 MB contiguous space for PT memory
  - Now?

- Multi-level paging allocates memory proportional to requirement
  - Sparse address spaces well supported
- Previously, we needed 4 MB contiguous space for PT memory
  - Now?
    - Can place Page Tables anywhere in memory with multi-level paging...