
Input - Output interface

- Input-output interface provides a method for transferring information between internal storage and enternal I/O devices.
- Peripherals Connected need communication links
 for interfacing that resolve the differences.

 Mojer differences:

 Convesion of signal
 - (digital to analog and vis-vissy)
 - 2. A synchronization: The duta transfer rate of peripherals is usually slower than the transites rate of the CPU.
 - 3. Data codes and formats in peripherale differ from the word format in the CPU and memory.
 - 4. The operation model of peripherals are different from each other.

I/o Bus and Interface Modules



- The Ilo bus consists of duta lines, address lines, and control lines.
- an interface unit.
- Facu peripheral has its own controller that operates the perticular electromechanical device.
- Each interface decodes the address and control lines.
- And Synchronize the date flow and supervises the transfer between peripheral and processor.

I/o versus Memory Bus

In addition to communicating with I/o, the processor must communicate with the memory unit. Like the I/o bus, the memory bus cantains data, address, and read/write control lines.

There are three ways that computer bases can be used to communicate with memory and I/o.:

- 1. Use two separate buses, one for memory and the other for I/o.
- and I/o but have separate control lines for each.
- 3. Use one common bus for memory and I/O with common control lines.

Asynchronous Data Transfer


- The internal operation in a digital system are synchronized by means of clock pulses supplied by a common pulse generator.
- Clock pulses are applied to all registers within a unit and all data transfer among internal registers occur simultaneously.
 - If the registers in the intersface share a common clock with the CPU registers, the transfer between the two Units is said to be synchronous.
 - If the internal timing in each unit is independent mean each unit has its own private clock for internal registers is said to be asynchronous.

Control Method of a synchronous data transfer:

- 1. strobe
- 2. Handshaking

1. Strobe Control

The strobe control method of asynchronous data transfer employs a single control line to time each transfer. The strobe may be activated by either the source or the destination unit.




(Source-initiated stop be for data transfer)

- The deta bus carring the binary information.

The sorbe is a sight Single line that informs the destination unit when a valid data word is available in the bus.

Destination - initiated strobe for lata transfer:




- In this case the destination Unit activates the stoobe pulse, informing the source to provide the data.
- The source unit responds by placing the requested binary information on the data bus.
- The data must be valid and remain in the bus long enough for the destination unit to accept it.


2. Handshaking

The handshake method introduce a second control signal that provides a reply to the unit that initiates the transfer.


Source-initiated transfer



Destination-initiated transfer:



(9) Block diagram



(c) sequence of events

Data transfer between the central computer and I/O devices may be handled in a variety of modes.

- 1. Programmed I/o
- 2. Intersupt initiated I/o
- 3. Direct memory access (DMA)


Programmed 1/0

In the programmed I/o method, the I/o device close not have direct access to memory. A transfer from an I/o device to memory requires the execution of several instructions by the cpu.

1. An input instruction to transfer the data from

the device to the CPU.

2. A storage instruction to transfer the duty from the CPU to memory.




(Data transfer from 1/0 derice to CPU)

The transfer of data between memory and peripheral device directly without using of CPU.


- The Peripheral device manage the memory buses directly would improve the speed of transfer.
- During DMA transfer, the CPU is idle and has no control of the memory buses.
- A DMA controller takes over the buses to manage the transfer directly between the Flo device and memory.

CPU bus signals for DMA toansfer



- The bus request (BR) input is used by the DMA controller to request the CPU for control of the buses.
- When BR became active, the cpu terminates the execution of the current instruction and places the address bus, the data bus, and the read and write lines into a high-impedance state.
- The CPU activates the bus grant (BE) output then the DMA Controller take control of the buses to conduct memory transfers without processor intervention.
 - When the DMA terminates the transfer, it disables the bus requiest line. The CPU disables the bus grant, takes control of the buses, and returns to its normal operation.

The DMA Controller needs the usual circuits of an interface to communicate with the CPU and I/O device. In addition, it needs an address register, a word count register, and a set of address lines.



(Block diagram of DMA controller)

- The address and register and address lines are used for direct communication with the memory.
 - The word count register specifies the number of words that must be transferred.
- The date transfer may be done directly between the device and memory under control of the DMA.

The DMA controller has three registers:

- 1) Address register: Contains an address to specify the desired Location in memory.
- @ word count register: Holds the number of words to be transferred.
- 3 Control register: specifies the mode of transfer.


The DMA is first initialized by the CPU. After that, the DMA strarts and continues to transfer data between memory and peripheral unit until an entire block is transferred.

The CPU initialized the DMA stransferred.

The CPU initializes the DMA by sending the following information through the data bus:

- 1) The starting address of the memory block where data are available (to be stored).
- 1 The word count, which is the number of words in the memory block.
- 3 control to specify the mode of transfer such as read or write.
- (4) A condrol to start the DMA tronsfer,





The direction of transfer depends on the status of By Line. When By=0, the RD and WR are input line allowing the CPU to comm. with the internal DMA registers. When By=1, the RD and WR are output lines from DMA condroller to RAM to specify the read or write operation for the data.