
# Central Processing Unit

The part of the computer that performs the bulk of data processing operations is called the central processing unit (CPU).

The major components of CPU are following:

- 1. ALU (Arithmette Logic Unit)
- 2. Register set
- 3. control unit




- The register set stores intermediate data used during the execution of the instructions.

- The arithmetic logic unit perform sthe required microoperations for executing the instructions

- The control unit supervise the transfer of


General Register Organization



- The selection lines in each multiplexers (MUX)

  + select one register or input data for the

  particular bus.
  - The register that receives the information from the output bus is selected by 4 decader.



- The output of each register is connected to two multiplexers to form the two buses A and B.

The register that recieves the irrhormation from the output but is selected by a decorder.

#### Example:

### R, + R2+R3

- 1. Mux A selector (SELA): to place the content of R2 into bus A.
- 2. MUX B selector (SELB): to place to content of R3 into bus B.
- 3. ALU operation selector (OPR): to provide the arithmetic addition A+B
- 4. Decoder destination selector (SELD): to transfer the content of the output bus into R1.

#### Types of CPU Organizations

- 1. Single accumulator organization
- 2. General register organization
- 3. Stack organization

All operations in accumulator-type organization are performed with an implied accumulator register. The instruction format in this type of computer uses one address field.

ADD X (neurs AC + AC + M(x))

The instruction formet in a general register type of aganization needs three register address fields.

e.g. ADD  $R_1$ ,  $R_2$ ,  $R_3$  {  $R_1 \leftarrow R_2 + R_3$ }
or

ADD  $R_1$ ,  $R_2$  { Two address fields  $R_1 \leftarrow R_1 + R_2$  }

The stack organization have push and pop instruction which require one address field.

PUSH X

but operation-type instructions do not need

#### Three-Address Instruction

Computers with three-address instruction formats can use each address field to specify either a processor register or a memory operand.

The program in assembly language that evaluates X = (A+B) \* (C+D) is:

ADD  $R_1$ , A, BADD  $R_2$ , C, DMUL  $\times$ ,  $R_1$ ,  $R_2$ 

 $R_1 \leftarrow M[n] + M[87]$   $R_2 \leftarrow M[c] + M[D]$  $M[X] \leftarrow R_1 * R_2$ 

### Two-Address Instruction

The program to evaluate x = (A+B) \* (c+D) is:

MOV R, A

ADD R, B

MOV R2, C

ADD R2, D

MUL R1, R2

MOV X, R1

 $R_1 \leftarrow M[A]$   $R_1 \leftarrow R_1 + M[B]$   $R_2 \leftarrow M[C]$   $R_2 \leftarrow M[C]$   $R_2 \leftarrow R_2 + M[D]$   $R_1 \leftarrow R_1 * R_2$   $M[X] \leftarrow R_1$ 

### One-Address Instruction

one-address instruction use an implied accumulator (Ac) register for all data manipulation.

The program to evaluate x = (A+B) + (C+D) is:

LOAD A AC + M[A]

ADD B AC + AC + MCB]

STORE T MET] + AC

LOAD C AC + MCC]

ADD D AC + AC + MCD]

MUZ T AC + AC + MCT]

STORE X M[X] + AC

# zero-Address instruction

The program to evaluate x = (A+13) \* (C+2) Is

PUSH A TOS + A PUSH B Tos + B ADD TOS + (A+13) PUSH C TOS + C PUSH D TOS + D ADD Tos + (C+D) MUL TOS + (C+D) \* (A+B) POP X M(x) + TOS

### Addressing Mode

The addressing mode specifics the rule for interpreting or modifying the address field of the instruction before the operand is actually referend instruction format with mode field is shown below.

Opcode	Mode	Address

# Different Addressing mode

- 1. Implied mode: \_ In this mode the operands are specified implicity in the definition of the instruction (zero addressing field).

  e.g. complement of accumulator.
- 2. Immediate Mode: In this mode the operand is specified in the instruction itself. In other words, An immediate-mode instruction has an operand field rather than an address field.
- 3. Register Mode: In this mode the experands are in registers that reside within the CPU.

Register Indirect Mode: - In this mode the instruction specifies a register in the CPU whose contents give the address of the operand in memory.

Direct Address mode: - In this mode the effective address is equal to the address part of the instruction.

Indirect Address Mode: - In this mode the address field of the instruction gives the address where the effective address is stored in memory.

Relative Address modes: - In this mode the content of the program counter is address added to the address part of the instruction in order to obtain the effective address.

indexed Address mode: - in this mode the content of an index register is added to the the address part of the instruction to obtain the effective address.

Base Register Addressing Mode: - In this mode the content of a base register is address to the address part of the

### Numerical Example

	Address	Memo	7
PC = 200	200	Load to Ac	Mode
	201	Address = 500	
R1 = 400	202		
KIZAGE			
	399	450	
XR = 100	400	700	
		:	
	500	800	
AC		:	
	600	900	
		•	
	702	325	
	800	300	

## Tabular List of Numerical example

Addressing mode	Effective address	content of Ac
1. Direct address	500	800
2. immediate operand	201	520
3. Indirect address	800	30.
4. Relative address	702	325
5. Indexed address	600	900
6. Register	_	400
7. Registers indirect	400	700

#### Stack Organization


A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved (LIFO).

- The register that holds the address for the stack is called a stack pointer (SP). Its Value always points at the top item in the stack.

- The two operation of a stack:

1. push (insertion)

2. pop (deletion)



Initially

SP = 0

EMTY=1

FULL = 0