CHETAN KUMAR MEENA

D-224, R K Hall of Residence, IIT Kharagpur

pop.chetan@gmail.com chetankm.cs@iitkgp.ac.in

EDUCATION

Year	Degree/ Certificate	Institute/ School, City	CGPA
2009-2014	Dual degree (B.Tech+M.Tech). Computer Science & Engineering	Indian Institute of Technology, Kharagpur	7.59/10
2009	Higher Secondary Examination (CBSE)	Emmanuel Mission School , Kota	76.4%
2007	Secondary Examination (CBSE)	Birla Shiksha Kendra, Chittaurgarh	88.4%

Phone: +91-9547891002

TECHNICAL SKILLS

Programming Language	C, C++, JAVA, Python, HTML, JavaScript, ASP.NET, SQL, Verilog.
Software Packages	Netbeans, Xilinx, GiT, SPIM, LaTeX
Operating Systems	Linux (Ubuntu, Fedora, SUN), Windows (7, 8)

PROFESSIONAL EXPERIENCE

	Contextual presence in Instant Messaging system.
AVAYA LABS	Developed an algorithm for calculating contextual presence for instant messaging systems
[May-June 2012]	Key Features: Session Based Analysis, Incremental Computation, Presence Calculation.
	Implemented in Java using Avaya Presence Server API and integrated with existing messaging system
A CARRIAGE DROYDOWS	

ACADEMIC PROJECTS

ACADEMIC I ROJECTS			
	Miller Rabin Hardware Implementation		
M.Tech Project	 Designing an efficient and scalable architecture for Miller Rabin primality test on Virtex-7 FPGA. 		
(July 2013 – April2014)	Architecture uses Montgomery Multiplier with variable pipeline stages and variable serial replications.		
Prof D.Mukhopadhyay	Implementation is done in Verilog HDL.		
	• 5 times faster than the GMP implementation.		
	A Configurable Filesystem for Linux		
Project	Design and implementation of a custom filesystem in userspace with configurable allocation policies		
(July 2013 – Dec2013) Prof Arobinda Gupta	Analysis of the effect of allocation policies on filesystem performance.		
Tioi Mobilida Gupta	The implementation is done in C and integrated with the kernel filesytem using FUSE API.		
B. Tech Project	Equivalence Checking using FSMD.		
(July 2012 – April 2013)	Implemented an equivalence checking algorithm based on FSMD in C.		
Prof Dipankar Sarkar	Key features include Modeling of data transformation and condition, Data structure for expressing and		
	comparing of equivalent Boolean expression and Path Extension.		
	Virtual Museum		
Term Project	Developed an image sharing website as a term project for Database Management Lab.		
(Jan 2012 - April 2012)	Key features include User registration, Image tagging and sharing, tag based search, comments on image		
Prof Pabitra Mitra	and a notification system		
	SQL and ASP.NET were used for the implementation .		
	Tiny Compiler		
Term Project	Developed a compiler for basic assembly code generation for python-type language		
(Oct 2011 - Nov 2011)	• Flex was used for tokenization, Bison for structural parsing and C for 3-address code generation.		
Prof. Goutam Biswas	• Generated assembly code was further optimized using Integer Propagation, Temporary variable reduction and Jump reduction techniques.		

AWARDS AND ACADEMIC ACHIEVEMENTS

- Recipient of National Talent Search Exam scholarship 2007 awarded by NCERT.
- Qualified for the interview of Kishore Vaigyanik Protsahan Yojana scholarship award 2008
- Qualified Graduate Aptitude Test in Engineering -2013 in computer science and engineering
- Job offer from EPIC SYSTEMS (US Profile) on day 2 of campus placement

POSITION OF RESPONSIBILITY

- Student Internship coordinator, Department of Computer Science and Engineering (2011-12)
- TA for the courses of Programming and Data Structures (July Dec 2013) and Operating Systems (Jan April 201)

EXTRA-CURRICULAR ACTIVITIES

- Won **Bronze Medal** in Inter Hall Product Design 2010 as a team.
- Participated in Inter Hall Fine Arts, AD Design 2010 and OpenSoft.
- Active National Social Scheme Volunteer 2010-11 and National Cadet Corps cadet 2009-10