Apoorv Vuppulury

8104352693 | f20220504@hyderabad.bits-pilani.ac.in | GitHub | LinkedIn | Website

Summary

Final-year ECE student with a strong focus on computer architecture and hardware–software co-design, supported by a solid foundation in embedded systems, architecture and digital/VLSI design. Experienced in system-level modeling, embedded control, and timing and performance analysis across hardware–software boundaries. Demonstrated discipline and originality in solving and executing complex, long-term technical and interdisciplinary problems.

Education

B.E. in Electronics and Communication Engineering — Oct, 2022 – Jul, 2026
BITS Pilani - Hyderabad Campus — CGPA: 7.73/10.00

- **Coursework:** Computer Architecture, Digital VLSI Design, Machine Learning, Embedded System Design, Digital Design
- **NPTEL(Ongoing):** Embedded Systems Design, Computer Vision and Image Processing, Digital IC Design

Experience

Embedded AI Intern — Dec, 2025 - Present
Inferigence Quotient — Bengaluru, KA

- Designed and implemented a cascaded closed-loop 3-axis gimbal control system using Teensy 4.x, featuring interrupt-driven encoder decoding and real-time PID gain tuning for deterministic, low-latency position control.
- Developed a MATLAB/Simulink-based dynamic model of the control loop and validated hardware performance through flight telemetry analysis (QGC), achieving <5% deviation between simulation and experimental results.

Projects

Asynchronous FIFO Memory System | GitHub Repository — Apr, 2025 - Oct, 2025

- Designed a clock-domain-crossing (CDC)-based asynchronous FIFO with Gray-coded pointers and dual flip-flop synchronizers to safely transfer data between asynchronous clock domains and mitigate metastability.
- Developed an FSM-based request–acknowledge handshake to enable reliable single-word transfers across the asynchronous buffer.

5 - Stage pipeline RISC Processor | GitHub Repository — Jan, 2025 - Apr, 2025

- Designed a 5-stage pipelined RISC CPU, supporting custom (R,I,J-type) instruction opcodes with complete datapath and control logic. Verified pipeline correctness through waveform-based simulation in Xilinx Vivado.
- Implemented hazard detection and data forwarding units to resolve pipeline data hazards and minimize stall cycles.

ML and QoS-Aware Routing for LEO Satellite Networks | — Apr, 2025 - Nov, 2025

- Designed a QoS-aware routing framework for dynamic LEO inter-satellite networks using Graph Neural Networks (GNNs) for topology embedding and Deep Q-Networks (DQN) for adaptive path selection under time-varying link conditions.
- Achieved up to 35% latency reduction and improved QoS satisfaction by 8% compared to Dijkstra and CGR baselines.

Embedded Edge-Framework for Autonomous Collision Avoidance | — Aug, 2025 - Dec, 2025

- Developed an embedded vision platform on Raspberry Pi and NVIDIA Jetson Nano with cameras for onboard autonomous obstacle detection and collision avoidance.
- Implemented an OpenCV-based image processing pipeline to detect obstacles from live video and trigger evasive action.

Resource Allocation in STAR-RIS Assisted Wireless 6G Networks | — Oct, 2024 - Dec, 2025

- Investigated resource allocation strategies, deriving mathematical bounds and critical trade-offs on element allocation factors and phase error constraints to optimize spectral efficiency.
- Developed a three-stage framework for intelligent coverage hole detection and remediation in PPP networks that achieved 100% coverage, while improving baseline coverage by 12.28%.

Technical Skills

- Modelling Tools: - Xilinx Vivado, Vitis AI, MATLAB - Simulink, Simscape, Arduino IDE, STM32Cube IDE, Keil MDK-ARM
- Languages: Verilog HDL, ARM Assembly, MATLAB, C, C++, Python (NumPy, SciPy, TensorFlow, Pandas, MatPlotLib)
- Communication Protocols: UART, SPI, I2C, MavLink, Zigbee, Ethernet, WIFI (IEEE 802.11), HTTP, TCP, UDP
- Embedded Platforms: Arduino, ESPs, Raspberry Pi, Teensy 4.1, STM32, NVIDIA Jetson Nano, FOC Shields

Positions of Responsibility

Founding Member, Training and Counseling Lead | **S**tudent **W**elfare and **M**entorship **C**ommittee — May, 2024 – Aug, 2025

- Designed the first comprehensive mentorship program of BPHC, and led a team of 150 student mentors, positively impacting over 500 first-year students and addressing key transitional challenges from Day 0.
- Also served as member of Student-Faculty Council, received a Certificate of Appreciation for contributions to the Dept. of EEE.