
Computer Architecture Project

UNDERGRADUATE THESIS REPORT

*Submitted in partial fulfillment of the requirements of
CS F342 Computer Architecture*

By

Apoorv Vuppulury
ID No. 2022AAPS0504H

Under the supervision of:

S. Gurunarayanan
Senior Professor
BITS Pilani, Hyderabad Campus



,
September 2025

Project Set - 17

Statement: Design a 5-stage (as discussed in the lecture) pipeline RISC processor (with hazard detection and data forwarding unit as necessary) that can execute the following instructions:

0000 AND reg1, reg2, reg3
0004 ORI reg4, reg1, ABCD
0008 SW reg4, 8(reg5)
0012 NAND reg7, reg4, reg6
0016 ADD reg9, reg7, reg8

Initialize the register file with the following data

reg2 = 90567 reg3 = 9778A
reg5 = 4 reg6 = ACEE1
reg8 = 18765

The instruction format is as follows:

31	28	27	24	23	20	19	16	15	0
OPCODE	Dest Reg (WN)		Source Reg 1 (RN1)		Source Reg 2 (RN2)		Immediate value		

Opcode for each instruction:

Instruction 1: 0000
Instruction 2: 0001
Instruction 3: 0011
Instruction 4: 0111
Instruction 5: 1111


The processor has the following control signals:

- ALUSrc - Select the second input of ALU
- ALUOp (2 bits) - Control ALU operation
- MR - Read data from memory
- MW - Write data into memory
- MReg - Move data from memory to register
- EnIM - Read instruction memory contents
- EnRW - Write data into the register file
- FA - Forward A mux control (used in data forwarding circuitry)
- FB - Forward B mux control (used in data forwarding circuitry)
- IFIDWrite - Disable IF/ID change (used in hazard detection circuit)

- PCWrite - Disable PC change (used in hazard detection circuit)
- ST - Control signal of mux which changes all control signals to zero (used in hazard detection circuit)

Initialize PC with all zeros. The instruction memory is of size 32 bytes, and the processor has 16 registers, numbered from reg0 to reg15, and the registers are 32 bits wide. A read operation from the instruction memory outputs 4 consecutive bytes of information (starting from the byte address provided to the memory) at the positive edge of the clock if the EnIM control signal is high. Assume that the register file has two 32-bit read ports: RD1 and RD2, for data reading and one 32-bit write port: WD, for data writing. At the rising edge of the clock, the read ports RD1 and RD2 output the data from the registers whose addresses are available at RN1 and RN2, respectively. At the falling edge of a clock, data is written via the write port WD to the register file whose address is present at WN if the EnRW signal is true. Design the data memory size as per the requirement. All the data are in hexadecimal format unless specified.

Draw the detailed architecture-level diagram of the processor, depicting all the blocks (e.g., register file, instruction memory, ALU, PC, combinational functional blocks, hazard detection unit, forwarding unit, etc.). Describe each block individually, and create behavioral verilog models for each architectural block separately. Build the top-level structural model of the processor by instantiating and interconnecting the individual architectural blocks. Specify the size and format of all pipeline registers including the fields holding the decoded control signals as well as data. Show all the input, output, and control signal waveforms in the report.



Program counter:

```
1  `timescale 1ns / 1ps
2
3  module ProgramCounter(
4      input Reset, PCWrite, Clk,
5      input [31:0] SelectedPC,
6      output reg [31:0] PC
7  );
8
9  always@(posedge Clk)
10 begin
11     if(Reset)
12         PC<=32'd0;
13     else if(PCWrite)
14         PC<=PC;
15     else
16         PC<=SelectedPC;
17 end
18 endmodule
```

Adder:

```
1  `timescale 1ns / 1ps
2
3  module Adder(
4      input [31:0] PC,
5      output [31:0] UpdatedPC
6  );
7
8  assign UpdatedPC = PC+4;
9
10 endmodule
```

MUXPCSrc:

```
1  `timescale 1ns / 1ps
2
3  module MUXPCSrc(
4      input PCSrc,
5      input [31:0] UpdatedPC, EX_MEM_PC,
6      output [31:0] SelectedPC);
7
8  assign SelectedPC= PCSrc ? EX_MEM_PC : UpdatedPC;
9
10 endmodule
```

InstructionMemory:

```
1  `timescale 1ns / 1ps
2
3
4  module InstructionMemory(
5      input EnIM,
6      input [31:0]ADDR,
7      output reg [31:0] RD
8  );
9
10     reg [7:0]InstMem [0:31];
11
12     always@(*)
13     begin
14         if(EnIM)
15             RD ={InstMem[ADDR], InstMem[ADDR+1], InstMem[ADDR+2], InstMem[ADDR+3]};
16     end
17
18 endmodule
```

IF_ID:

```
1  `timescale 1ns / 1ps
2
3  module IF_ID(input Clk,
4      input IFIDWrite,
5      input [31:0] Instruction, UpdatedPC,
6      output reg [3:0] IF_ID_OpCode, IF_ID_WN, IF_ID_RN1, IF_ID_RN2,
7      output reg [15:0] IF_ID_IMM,
8      output reg [31:0] IF_ID_PC
9  );
10
11     always@(posedge Clk)
12     begin
13         if(IFIDWrite)
14         begin
15             IF_ID_OpCode<=IF_ID_OpCode;
16             IF_ID_WN<=IF_ID_WN;
17             IF_ID_RN1<=IF_ID_RN1;
18             IF_ID_RN2<=IF_ID_RN2;
19             IF_ID_IMM<=IF_ID_IMM;
20             IF_ID_PC<=IF_ID_PC;
21         end
22         else
23         begin
24             IF_ID_OpCode<=Instruction[31:28];
25             IF_ID_WN<=Instruction[27:24];
26             IF_ID_RN1<=Instruction[23:20];
27             IF_ID_RN2<=Instruction[19:16];
28             IF_ID_IMM<=Instruction[15:0];
29             IF_ID_PC<=UpdatedPC;
30         end
31     end
32 endmodule
```

RegisterFile:

```
1  `timescale 1ns / 1ps
2
3  module RegisterFile(
4      input Clk, EnRW,
5      input [3:0] WN, RN1, RN2,
6      input [31:0] WD,
7      output [31:0] RD1, RD2
8  );
9
10     reg [31:0] Registers [0:15];
11
12     always@(negedge Clk)
13     begin
14         if(EnRW)
15             Registers[WN]<=WD;
16     end
17
18     assign RD1= Registers[RN1];
19     assign RD2= Registers[RN2];
20
21 endmodule
```

MainControl:

```
1  `timescale 1ns / 1ps
2
3  module MainControl(input Clk,
4      input [3:0] OpCode,
5      output PCSrc, EnIM,
6      output reg ALUSrcB, MReg, EnRW, MR, MW,
7      output reg [1:0] ALUOp
8  );
9
10     assign PCSrc=0; //no branching operation
11     assign EnIM=1;
12     always@(negedge Clk)
13     begin
14         if(OpCode == 4'b0000) //AND
15         begin
16             ALUSrcB<=1;
17             MReg<=0;
18             EnRW<=1;
19             MR<=0;
20             MW<=0;
21             ALUOp <=2'b00;
22         end
23
24         else if(OpCode == 4'b0001) //ORI
25         begin
26             ALUSrcB<=0;
27             MReg<=0;
28             EnRW<=1;
29             MR<=0;
30             MW<=0;
31             ALUOp <=2'b01;
32         end
33         else if(OpCode == 4'b0011) //SW
34         begin
35             ALUSrcB<=0;
36             MReg<=1;
37             EnRW<=0;
38             MR<=0;
39             MW<=1;
40             ALUOp <=2'b10;
41         end
42     end
```

```

42 |
43 |     else if(OpCode == 4'b0111) //NAND
44 |     begin
45 |         ALUSrcB<=1;
46 |         MReg<=0;
47 |         EnRW<=1;
48 |         MR<=0;
49 |         MW<=0;
50 |         ALUOp <=2'b11;
51 |     end
52 |
53 |     else if(OpCode == 4'b1111) //ADD
54 |     begin
55 |         ALUSrcB<=1;
56 |         MReg<=0;
57 |         EnRW<=1;
58 |         MR<=0;
59 |         MW<=0;
60 |         ALUOp <=2'b10;
61 |     end
62 | end
63 |
64 | endmodule

```

Extend:

```

1 | `timescale 1ns / 1ps
2 |
3 | module Extend(
4 |     input [15:0] IMM,
5 |     output [31:0] SgnIMM
6 | );
7 |
8 | assign SgnIMM = {{16{IMM[15]}}, IMM};
9 |
10 | endmodule

```

ID_EX:

```

1 | `timescale 1ns / 1ps
2 |
3 | module ID_EX(input Clk, ST, ALUSrcB, MReg, EnRW, MR, MW,
4 |     input [1:0] ALUOp,
5 |     input [3:0] WN, RN1, RN2,
6 |     input [31:0] RD1, RD2, IF_ID_PC, SgnIMM,
7 |     output reg ID_EX_PCSrc, ID_EX_ALUSrcB, ID_EX_MReg, ID_EX_EnRW, ID_EX_MR, ID_EX_MW,
8 |     output reg [1:0] ID_EX_ALUOp,
9 |     output reg [3:0] ID_EX_WN, ID_EX_RN1, ID_EX_RN2,
10 |     output reg [31:0] ID_EX_RD1, ID_EX_RD2, ID_EX_PC, ID_EX_SgnIMM
11 | );
12 |

```



```

13 always@(posedge Clk)
14 begin
15     if(ST)
16     begin
17         ID_EX_ALUSrcB<=1'b0;
18         ID_EX_MReg<=1'b0;
19         ID_EX_EnRW<=1'b0;
20         ID_EX_MR<=1'b0;
21         ID_EX_MW<=1'b0;
22         ID_EX_ALUOp<=2'b0;
23         ID_EX_WN<=4'b0;
24         ID_EX_RD1<=32'b0;
25         ID_EX_RD2<=32'b0;
26         ID_EX_PC<=32'b0;
27         ID_EX_SgnIMM<=32'b0;
28         ID_EX_RN1<=4'b0;
29         ID_EX_RN2<=4'b0;
30     end
31
32     //ID_EX_PCSrc<=PCSrc;
33     else
34     begin
35         ID_EX_ALUSrcB<=ALUSrcB;
36         ID_EX_MReg<=MReg;
37         ID_EX_EnRW<=EnRW;
38         ID_EX_MR<=MR;
39         ID_EX_MW<=MW;
40         ID_EX_ALUOp<=ALUOp;
41         ID_EX_WN<=WN;
42         ID_EX_RD1<=RD1;
43         ID_EX_RD2<=RD2;
44         ID_EX_PC<=IF_ID_PC;
45         ID_EX_SgnIMM<=SgnIMM;
46         ID_EX_RN1<=RN1;
47         ID_EX_RN2<=RN2;
48     end
49 end
50
51 endmodule

```

ALUControl:

```

1 `timescale 1ns / 1ps
2
3 module ALUControl(
4     input [1:0] ID_EX_ALUOp,
5     output reg [1:0] ALUControlSignal
6 );
7
8 always @(*) begin
9     case (ID_EX_ALUOp)
10         2'b00: ALUControlSignal = 2'b00; // AND
11         2'b01: ALUControlSignal = 2'b01; // ORI
12         2'b10: ALUControlSignal = 2'b10; // ADD
13         2'b11: ALUControlSignal = 2'b11; // NAND
14
15         default: ALUControlSignal = 2'b10;
16     endcase
17 end
18 endmodule

```

ALU:

```
1 | `timescale 1ns / 1ps
2 | module ALU (
3 |     input [31:0] ALUInA, ALUInB,
4 |     input [1:0] ALUControlSignal,
5 |     output reg [31:0] ALUResult
6 | );
7 |
8 |     wire [31:0] Sum, Diff;
9 |
10 | always @(*) begin
11 |     case (ALUControlSignal)
12 |         2'b00: ALUResult = (ALUInA & ALUInB); //AND operation
13 |         2'b01: ALUResult = (ALUInA | ALUInB); //OR operation
14 |         2'b10: ALUResult = ALUInA + ALUInB; //ADD operation
15 |         2'b11: ALUResult = ~(ALUInA & ALUInB); //NAND operation
16 |         default: ALUResult = 32'b0;
17 |     endcase
18 | end
19 |
20 | endmodule
```

MUXALUSrcB:

```
1 | `timescale 1ns / 1ps
2 |
3 |
4 | module MUXALUSrcB(
5 |     input ALUSrcB,
6 |     input [31:0] ID_EX_RD2, ID_EX_SgnIMM,
7 |     output [31:0] ALUSelB
8 | );
9 |
10 | assign ALUSelB = ALUSrcB ? ID_EX_RD2 : ID_EX_SgnIMM;
11 |
12 | endmodule
```

MUXForwardA:

```
1 | `timescale 1ns / 1ps
2 |
3 | module MUXForwardA(
4 |     input [1:0] ForwardA,
5 |     input [31:0] EX_MEM_ALUResult, WD, ID_EX_RD1,
6 |     output reg [31:0] ALUInA
7 | );
8 |
9 | always@(*)
10 | begin
11 |     case(ForwardA)
12 |         2'b00 : ALUInA <= ID_EX_RD1;
13 |         2'b01 : ALUInA <= WD;
14 |         2'b10 : ALUInA <= EX_MEM_ALUResult;
15 |         default : ALUInA <= 32'b0;
16 |     endcase
17 | end
18 | endmodule
```

MUXForwardB:

```
1  `timescale 1ns / 1ps
2
3  module MUXForwardB(
4      input [1:0] ForwardB,
5      input [31:0] EX_MEM_ALUResult, WD, ALUSelB,
6      output reg [31:0] ALUInB
7  );
8
9  always@(*)
10 begin
11     case(ForwardB)
12         2'b00 : ALUInB <= ALUSelB;
13         2'b01 : ALUInB <= WD;
14         2'b10 : ALUInB <= EX_MEM_ALUResult;
15         default : ALUInB <= 32'b0;
16     endcase
17 end
18 endmodule
```

MUXWriteDataSrc:

```
1  `timescale 1ns / 1ps
2
3  module MUXWriteDataSrc(
4      input StoreHazard,
5      input [31:0] ID_EX_RD2,
6      input [31:0] EX_MEM_ALUResult,
7      output [31:0] WriteData
8  );
9
10 begin
11     assign WriteData = StoreHazard ? EX_MEM_ALUResult : ID_EX_RD2;
12 end
13 endmodule
```

EX_MEM:

```
1  `timescale 1ns / 1ps
2
3  module EX_MEM(
4      input Clk,
5      input ID_EX_MReg, ID_EX_EnRW, ID_EX_MW, ID_EX_MR,
6      input [3:0] ID_EX_WN,
7      input [31:0] ALUResult, ID_EX_PC, ID_EX_RD2,
8      output reg EX_MEM_MReg, EX_MEM_EnRW, EX_MEM_MW, EX_MEM_MR,
9      output reg [3:0] EX_MEM_WN,
10     output reg [31:0] EX_MEM_ALUResult, EX_MEM_PC, EX_MEM_RD2
11 );
12
13 always@(posedge Clk)
14 begin
15     EX_MEM_MReg<=ID_EX_MReg;
16     EX_MEM_EnRW<=ID_EX_EnRW;
17     EX_MEM_MW<=ID_EX_MW;
18     EX_MEM_MR<=ID_EX_MR;
19     EX_MEM_WN<=ID_EX_WN;
20     EX_MEM_ALUResult<=ALUResult;
21     EX_MEM_PC<=ID_EX_PC;
22     EX_MEM_RD2<=ID_EX_RD2;
23 end
24 endmodule
```

DataMemory:

```
1  `timescale 1ns / 1ps
2
3  module DataMemory(
4      input [31:0] Address, WriteData,
5      input MemRead, MemWrite,
6      output reg [31:0] ReadData
7  );
8
9      reg [7:0] DataMem [0:15];
10
11  always@(*)
12  begin
13      if(MemRead)
14          ReadData = {DataMem[Address], DataMem[Address+1], DataMem[Address+2], DataMem[Address+3]};
15      if(MemWrite)
16          {DataMem[Address], DataMem[Address+1], DataMem[Address+2], DataMem[Address+3]} <= WriteData;
17  end
18
19  endmodule
```

MEM_WB:

```
1  `timescale 1ns / 1ps
2
3  module MEM_WB(
4      input Clk,
5      input EX_MEM_MReg, EX_MEM_EnRW,
6      input [3:0] EX_MEM_WN,
7      input [31:0] ReadData, EX_MEM_ALUResult,
8      output reg MEM_WB_MReg, MEM_WB_EnRW,
9      output reg [3:0] MEM_WB_WN,
10     output reg [31:0] MEM_WB_ALUResult, MEM_WB_ReadData
11 );
12
13 always@(posedge Clk)
14 begin
15     MEM_WB_MReg <= EX_MEM_MReg;
16     MEM_WB_EnRW <= EX_MEM_EnRW;
17     MEM_WB_ReadData <= ReadData;
18     MEM_WB_ALUResult <= EX_MEM_ALUResult;
19     MEM_WB_WN <= EX_MEM_WN;
20 end
21 endmodule
```

MUXRegWriteSrc:

```
1  `timescale 1ns / 1ps
2
3  module MUXRegWriteSrc(
4      input MEM_WB_MReg,
5      input [31:0] MEM_WB_ALUResult, MEM_WB_ReadData,
6      output [31:0] WD
7  );
8
9      assign WD = MEM_WB_MReg ? MEM_WB_ReadData : MEM_WB_ALUResult;
10
11 endmodule
```

ForwardingUnit:

```
1  `timescale 1ns / 1ps
2
3  module ForwardingUnit(
4  input ID_EX_MW, EX_MEM_EnRW, MEM_WB_EnRW,
5  input [3:0] EX_MEM_WN, MEM_WB_WN, ID_EX_RN1, ID_EX_RN2,
6  output reg StoreHazard,
7  output reg [1:0] ForwardA, ForwardB
8  );
9
10 always@(*)
11 begin
12     if( EX_MEM_EnRW & (ID_EX_RN1 == EX_MEM_WN) & (EX_MEM_WN != 4'b0))
13         ForwardA <= 2'b10;
14     else if(MEM_WB_EnRW & (ID_EX_RN1 == MEM_WB_WN) & (MEM_WB_WN != 4'b0))
15         ForwardA <= 2'b01;
16     else
17         ForwardA <= 2'b00;
18
19     if(ID_EX_MW & (ID_EX_RN2 == EX_MEM_WN))
20     begin
21         ForwardB<=2'b00;
22         StoreHazard<=1;
23     end
24     else if(EX_MEM_EnRW & (ID_EX_RN2 == EX_MEM_WN) & ((EX_MEM_WN != 4'b0)))
25     begin
26         ForwardB <= 2'b10;
27         StoreHazard<=0;
28     end
29     else if(MEM_WB_EnRW & (ID_EX_RN2 == MEM_WB_WN) & (MEM_WB_WN != 4'b0))
30     begin
31         ForwardB <= 2'b01;
32         StoreHazard<=0;
33     end
34     else
35     begin
36         ForwardB <= 2'b00;
37         StoreHazard<=0;
38     end
39 end
40 endmodule
```

Stalling:

```
1  `timescale 1ns / 1ps
2
3  module Stalling(
4  input ID_EX_MR,
5  input [3:0] ID_EX_WN, IF_ID_RN1, IF_ID_RN2,
6  output reg IFIDWrite, PCWrite, ST
7  );
8
9  always@(*)
10 begin
11     if(ID_EX_MR & (ID_EX_WN==IF_ID_RN1 | ID_EX_WN==IF_ID_RN2))
12     begin
13         ST<=1;
14         IFIDWrite<=1;
15         PCWrite<=1;
16     end
17     else
18     begin
19         ST<=0;
20         IFIDWrite<=0;
21         PCWrite<=0;
22     end
23 end
24 endmodule
```

ProcessorPipeline:

```
1 `timescale 1ns / 1ps
2
3 module ProcessorPipeline(
4     input Clk, Reset
5 );
6
7 wire StoreHazard, ST, IFIDWrite, PCWrite, PCSrc, EnIM, EnRW, MEM_WB_EnRW, ALUSrcB, MReg, MR, MW;
8 wire ID_EX_ALUSrcB, ID_EX_MReg, ID_EX_EnRW, ID_EX_MR, ID_EX_MW, EX_MEM_MReg, EX_MEM_EnRW, EX_MEM_MW, EX_MEM_MR, MEM_WB_MReg, ID_EX_Write;
9 wire [1:0] ALUOp, ID_EX_ALUOp, ALUControlSignal, ForwardA, ForwardB;
10 wire [3:0] IF_ID_OpCode, IF_ID_WN, IF_ID_RN1, IF_ID_RN2, MEM_WB_WN, WN, ID_EX_WN, EX_MEM_WN, ID_EX_RN1, ID_EX_RN2;
11 wire [15:0] IF_ID_IMM;
12 wire [31:0] PC, UpdatedPC, SelectedPC, Instruction, IF_ID_PC, WD, RD1, RD2, SgnIMM, ID_EX_RD1, ID_EX_RD2, ID_EX_PC, ID_EX_SgnIMM;
13 wire [31:0] ALUSelB, ALUResult, EX_MEM_ALUResult, EX_MEM_PC, EX_MEM_RD2, ReadData, MEM_WB_PC, MEM_WB_ALUResult, MEM_WB_ReadData, ALUInA, ALUInB, WriteData;
14
15 ProgramCounter pc(
16     .Reset(Reset),
17     .PCWrite(PCWrite),
18     .Clk(Clk),
19     .SelectedPC(SelectedPC),
20     .PC(PC)
21 );
22
23 Adder adder(
24     .PC(PC),
25     .UpdatedPC(UpdatedPC)
26 );
27
28 MUXPCSrc muxpcsrc(
29     .PCSrc(PCSrc),
30     .UpdatedPC(UpdatedPC),
31     .EX_MEM_PC(EX_MEM_PC),
32     .SelectedPC(SelectedPC)
33 );
34
35 InstructionMemory im(
36     .EnIM(EnIM),
37     .ADDR(PC),
38     .RD(Instruction)
39 );
40
41 IF_ID ifid(
42     .Clk(Clk),
43     .IFIDWrite(IFIDWrite),
44     .Instruction(Instruction),
45     .UpdatedPC(UpdatedPC),
46     .IF_ID_OpCode(IF_ID_OpCode),
47     .IF_ID_WN(IF_ID_WN),
48     .IF_ID_RN1(IF_ID_RN1),
49     .IF_ID_RN2(IF_ID_RN2),
50     .IF_ID_IMM(IF_ID_IMM),
51     .IF_ID_PC(IF_ID_PC)
52 );
53
```

```

54 RegisterFile regfile(
55     .Clk(Clk),
56     .EnRW(MEM_WB_EnRW),
57     .WN(MEM_WB_WN),
58     .RN1(IF_ID_RN1),
59     .RN2(IF_ID_RN2),
60     .WD(WD),
61     .RD1(RD1),
62     .RD2(RD2)
63 );
64
65 MainControl mc(
66     .Clk(Clk),
67     .OpCode(IF_ID_OpCode),
68     .PCSrc(PCSrc),
69     .EnIM(EnIM),
70     .ALUSrcB(ALUSrcB),
71     .MReg(MReg),
72     .EnRW(EnRW),
73     .MR(MR),
74     .MW(MW),
75     .ALUOp(ALUOp)
76 );
77
78 Extend ex(
79     .IMM(IF_ID_IMM),
80     .SgnIMM(SgnIMM)
81 );
82
83 ID_EX idex(
84     .Clk(Clk),
85     .ST(ST),
86     .ALUSrcB(ALUSrcB),
87     .MReg(MReg),
88     .EnRW(EnRW),
89     .MR(MR),
90     .MW(MW),
91     .RN1(IF_ID_RN1),
92     .RN2(IF_ID_RN2),
93     .WN(IF_ID_WN),
94     .RD1(RD1),
95     .RD2(RD2),
96     .IF_ID_PC(IF_ID_PC),
97     .SgnIMM(SgnIMM),
98     .ALUOp(ALUOp),
99     .ID_EX_ALUSrcB(ID_EX_ALUSrcB),
100     .ID_EX_MReg(ID_EX_MReg),
101     .ID_EX_EnRW(ID_EX_EnRW),
102     .ID_EX_MR(ID_EX_MR),
103     .ID_EX_MW(ID_EX_MW),
104     .ID_EX_ALUOp(ID_EX_ALUOp),
105     .ID_EX_RN1(ID_EX_RN1),
106     .ID_EX_RN2(ID_EX_RN2),
107     .ID_EX_WN(ID_EX_WN),
108     .ID_EX_RD1(ID_EX_RD1),
109     .ID_EX_RD2(ID_EX_RD2),
110     .ID_EX_PC(ID_EX_PC),
111     .ID_EX_SgnIMM(ID_EX_SgnIMM)
112 );

```



```

113
114 ForwardingUnit fu(
115     .ID_EX_MW(ID_EX_MW),
116     .EX_MEM_EnRW(EX_MEM_EnRW),
117     .MEM_WB_EnRW(MEM_WB_EnRW),
118     .EX_MEM_WN(EX_MEM_WN),
119     .MEM_WB_WN(MEM_WB_WN),
120     .ID_EX_RN1(ID_EX_RN1),
121     .ID_EX_RN2(ID_EX_RN2),
122     .StoreHazard(StoreHazard),
123     .ForwardA(ForwardA),
124     .ForwardB(ForwardB)
125 );
126
127 Stalling stalling (
128     .ID_EX_MR(ID_EX_MR),
129     .ID_EX_WN(ID_EX_WN),
130     .IF_ID_RN1(IF_ID_RN1),
131     .IF_ID_RN2(IF_ID_RN2),
132     .ST(ST),
133     .IFIDWrite(IFIDWrite),
134     .PCWrite(PCWrite)
135 );
136
137 MUXALUSrcB muxalusrcb(
138     .ALUSrcB(ID_EX_ALUSrcB),
139     .ID_EX_RD2(ID_EX_RD2),
140     .ID_EX_SgnIMM(ID_EX_SgnIMM),
141     .ALUSelB(ALUSelB)
142 );
143
144 MUXForwardA muxforwarda(
145     .ForwardA(ForwardA),
146     .EX_MEM_ALUResult(EX_MEM_ALUResult),
147     .WD(WD),
148     .ID_EX_RD1(ID_EX_RD1),
149     .ALUIInA(ALUIInA)
150 );
151
152 MUXForwardB muxforwardb(
153     .ForwardB(ForwardB),
154     .EX_MEM_ALUResult(EX_MEM_ALUResult),
155     .WD(WD),
156     .ALUSelB(ALUSelB),
157     .ALUIInB(ALUIInB)
158 );
159
160 ALUControl alucontrol(
161     .ID_EX_ALUOp(ID_EX_ALUOp),
162     .ALUControlSignal(ALUControlSignal)
163 );
164
165 ALU alu(
166     .ALUIInA(ALUIInA),
167     .ALUIInB(ALUIInB),
168     .ALUControlSignal(ALUControlSignal),
169     .ALUResult(ALUResult)
170 );
171
172 EX_MEM exmem(
173     .Clk(Clk),
174     .ID_EX_MReg(ID_EX_MReg),
175     .ID_EX_EnRW(ID_EX_EnRW),
176     .ID_EX_MW(ID_EX_MW),
177     .ID_EX_MR(ID_EX_MR),
178     .ID_EX_WN(ID_EX_WN),
179     .ALUResult(ALUResult),
180     .ID_EX_PC(ID_EX_PC),
181     .ID_EX_RD2(WriteData),
182     .EX_MEM_MReg(EX_MEM_MReg),
183     .EX_MEM_EnRW(EX_MEM_EnRW),
184     .EX_MEM_MW(EX_MEM_MW),
185     .EX_MEM_MR(EX_MEM_MR),
186     .EX_MEM_WN(EX_MEM_WN),
187     .EX_MEM_ALUResult(EX_MEM_ALUResult),
188     .EX_MEM_PC(EX_MEM_PC),
189     .EX_MEM_RD2(EX_MEM_RD2)
190 );
191

```



```

191
192     MUXWriteDataSrc muxwritdatasrc (
193         .StoreHazard(StoreHazard),
194         .ID_EX_RD2(ID_EX_RD2),
195         .EX_MEM_ALUResult(EX_MEM_ALUResult),
196         .WriteData(WriteData)
197     );
198
199     DataMemory dm(
200         .Address(EX_MEM_ALUResult),
201         .WriteData(EX_MEM_RD2),
202         .MemRead(EX_MEM_MR),
203         .MemWrite(EX_MEM_MW),
204         .ReadData(ReadData)
205     );
206
207     MEM_WB memwb(
208         .Clk(Clk),
209         .EX_MEM_MReg(EX_MEM_MReg),
210         .EX_MEM_EnRW(EX_MEM_EnRW),
211         .EX_MEM_WN(EX_MEM_WN),
212         .ReadData(ReadData),
213         .EX_MEM_ALUResult(EX_MEM_ALUResult),
214         .MEM_WB_MReg(MEM_WB_MReg),
215         .MEM_WB_EnRW(MEM_WB_EnRW),
216         .MEM_WB_WN(MEM_WB_WN),
217         .MEM_WB_ALUResult(MEM_WB_ALUResult),
218         .MEM_WB_ReadData(MEM_WB_ReadData)
219     );
220
221     MUXRegWriteSrc muxregwritesrc(
222         .MEM_WB_MReg(MEM_WB_MReg),
223         .MEM_WB_ALUResult(MEM_WB_ALUResult),
224         .MEM_WB_ReadData(MEM_WB_ReadData),
225         .WD(WD)
226     );
227
228 endmodule

```

Testbench: ProcessorPipelineTB

```

1  `timescale 1ns / 1ps
2
3  module ProcessorPipelineTB();
4
5      reg Reset=0;
6      reg Clk=0;
7
8      ProcessorPipeline uut(.Clk(Clk),.Reset(Reset));
9
10     wire StoreHazard,PCSrc, EnIM, EnRW, MEM_WB_EnRW, ALUSrcB, MReg, MR, MW, ID_EX_EnRW, EX_MEM_EnRW, MEM_WB_MReg,ST,PCWrite,IFIDWrite;
11     wire [1:0] ALUOp, ALUControlSignal,ForwardA,ForwardB;
12     wire [3:0] IF_ID_OpCode, IF_ID_WN, IF_ID_RN1, IF_ID_RN2,EX_MEM_WN,MEM_WB_WN,ID_EX_WN,ID_EX_RN1,ID_EX_RN2;
13     wire [15:0] IF_ID_IMM;
14     wire [31:0] Address, WriteData, PC, SelectedPC, Instruction, RD1, RD2, ALUResult, ReadData, MEM_WB_ALUResult, WD,ALUInA,ALUInB;
15
16
17     assign PC = uut.pc.PC;
18     assign SelectedPC = uut.muxpcsrc.SelectedPC;
19
20
21     assign Instruction = uut.im.RD;
22     assign IF_ID_RN1 = uut.ifid.IF_ID_RN1;
23     assign IF_ID_RN2 = uut.ifid.IF_ID_RN2;
24     assign IF_ID_IMM = uut.ifid.IF_ID_IMM;
25     assign ID_EX_RN1 = uut.idex.ID_EX_RN1;
26     assign ID_EX_RN2 = uut.idex.ID_EX_RN2;
27     assign ID_EX_WN = uut.idex.ID_EX_WN;
28     assign EX_MEM_WN = uut.exmem.EX_MEM_WN;
29     assign MEM_WB_WN = uut.memwb.MEM_WB_WN;
30     assign ALUInB = uut.alu.ALUInB;
31     assign ALUInA = uut.alu.ALUInA;
32     assign ALUResult = uut.alu.ALUResult;
33     assign RD1 = uut.regfile.RD1;
34     assign RD2 = uut.regfile.RD2;
35
36     assign IF_ID_OpCode = uut.ifid.IF_ID_OpCode;
37     assign IF_ID_WN = uut.ifid.IF_ID_WN;

```

```

39 assign IFIDWrite = uut.stalling.IFIDWrite;
40 assign PCWrite = uut.stalling.PCWrite;
41 assign ST = uut.stalling.ST;
42 assign PCSrc = uut.mc.PCSrc;
43 assign EnIM = uut.mc.EnIM;
44 assign EnRW = uut.mc.EnRW;
45 assign ALUSrcB = uut.mc.ALUSrcB;
46 assign MReg = uut.mc.MReg;
47 assign MR = uut.mc.MR;
48 assign MW = uut.mc.MW;
49 assign ALUOp = uut.mc.ALUOp;
50 assign ForwardA = uut.fu.ForwardA;
51 assign ForwardB = uut.fu.ForwardB;
52 assign StoreHazard = uut.fu.StoreHazard;
53 assign ID_EX_EnRW = uut.idex.ID_EX_EnRW;
54 assign EX_MEM_EnRW = uut.exmem.EX_MEM_EnRW;
55
56 assign ALUControlSignal = uut.alucontrol.ALUControlSignal;
57
58 assign Address = uut.dm.Address;
59 assign WriteData = uut.dm.WriteData;
60 assign ReadData = uut.dm.ReadData;
61
62 assign MEM_WB_ALUResult = uut.memwb.MEM_WB_ALUResult;
63 assign MEM_WB_MReg = uut.memwb.MEM_WB_MReg;
64 assign MEM_WB_EnRW = uut.memwb.MEM_WB_EnRW;
65
66 assign WD = uut.muxregwritesrc.WD;
67
68 always #5 Clk= ~Clk;

```

```

70 initial
71 begin
72 $monitor("Vtime=%t value in Reg1=%h,Reg4=%h,Reg7=%h,Reg9=%h, at memlocation 12=%h,13=%h,14=%h,15=%h",
73 $time,uut.regfile.Registers[1],uut.regfile.Registers[4],uut.regfile.Registers[7],
74 uut.regfile.Registers[9],uut.dm.DataMem[12],uut.dm.DataMem[13],uut.dm.DataMem[14],uut.dm.DataMem[15]);
75 Clk=0;
76 uut.im.InstMem[0]=8'b0000_0001;
77 uut.im.InstMem[1]=8'b0010_0011;
78 uut.im.InstMem[2]=8'b00000000;
79 uut.im.InstMem[3]=8'b00000000;
80
81 uut.im.InstMem[4]=8'b0001_0100;
82 uut.im.InstMem[5]=8'b0001_0000;
83 uut.im.InstMem[6]=8'b1010_1011;
84 uut.im.InstMem[7]=8'b1100_1101;
85
86 uut.im.InstMem[8]=8'b0011_0000;
87 uut.im.InstMem[9]=8'b0101_0100;
88 uut.im.InstMem[10]=8'b0000_0000;
89 uut.im.InstMem[11]=8'b0000_1000;
90
91 uut.im.InstMem[12]=8'b0111_0111;
92 uut.im.InstMem[13]=8'b0100_0110;
93 uut.im.InstMem[14]=8'b0000_0000;
94 uut.im.InstMem[15]=8'b0000_0000;
95
96 uut.im.InstMem[16]=8'b1111_1001;
97 uut.im.InstMem[17]=8'b0111_1000;
98 uut.im.InstMem[18]=8'b0000_0000;
99 uut.im.InstMem[19]=8'b0000_0000;
100
101 uut.regfile.Registers[0]=32'h00000000;
102 uut.regfile.Registers[1]=32'hFFFFFFF;
103 uut.regfile.Registers[2]=32'h00090567;
104 uut.regfile.Registers[3]=32'h0009778A;
105 uut.regfile.Registers[4]=32'hFFFFFFF;
106 uut.regfile.Registers[5]=32'h00000004;
107 uut.regfile.Registers[6]=32'h000ACEE1;
108 uut.regfile.Registers[7]=32'hFFFFFFF;
109 uut.regfile.Registers[8]=32'h00018765;
110


```

```

110 :
111   Reset=1;#6;Reset=0;
112   #90;
113   $finish;
114   end
115 :
116   endmodule

```

Simulation results:



Register values in TCL console:

```

# run 1000ns
Vtime= 0 value in Reg1=ffffffff,Reg4=ffffffff,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=xx,13=xx,14=xx,15=xx
50000 value in Reg1=00090502,Reg4=ffffffff,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=xx,13=xx,14=xx,15=xx
55000 value in Reg1=00090502,Reg4=ffffffff,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=ff,13=ff,14=af,15=cf
60000 value in Reg1=00090502,Reg4=ffffafcf,Reg7=ffffffff,Reg9=xxxxxxxx, at memlocation 12=ff,13=ff,14=af,15=cf
80000 value in Reg1=00090502,Reg4=ffffafcf,Reg7=fff5713e,Reg9=xxxxxxxx, at memlocation 12=ff,13=ff,14=af,15=cf
90000 value in Reg1=00090502,Reg4=ffffafcf,Reg7=fff5713e,Reg9=fff6f8a3, at memlocation 12=ff,13=ff,14=af,15=cf

```

Description of the blocks:

1. Program Counter (PC):

- Holds the address of the next instruction to execute.
- Updates with each clock cycle or based on branch/jump decisions.

2. Instruction Memory:

- Stores the program's instructions.
- Outputs the current instruction based on the PC's address.

3. Registers (Register File):

- Contains multiple registers storing operands/data.
- Provides source operands (RD1, RD2) for instructions and accepts results (WData).

4. Hazard Detection Unit:

- Detects pipeline hazards (data, structural).
- Controls stalls or delays in pipeline to resolve these hazards.

5. Control Unit:

- Generates control signals required for operation (ALU operations, memory access, register write signals).
- Coordinates operations across pipeline stages.

6. ALU Control:

- Determines the exact operation that the Arithmetic Logic Unit (ALU) should perform.
- Based on instruction type and opcode received from the control unit.

7. Arithmetic Logic Unit (ALU):

- Performs arithmetic and logical operations.
- Outputs computation results for storage or further use in pipeline.

8. Data Memory:

- Provides storage for data used during execution.
- Enables reading and writing data for load/store instructions.

9. Forwarding Unit:

- Detects data hazards where subsequent instructions require results that are not yet written back.

- Provides forwarding paths to bypass results directly to earlier stages, avoiding stalls.

10. Pipeline Registers (IF/ID, ID/EX, EX/MEM, MEM/WB):

- Temporarily store intermediate values between pipeline stages.
- Pass instruction data and control signals from one stage to the next, ensuring synchronization across pipeline operations.

11. Sign Extend:

- Extends immediate values from instructions to the processor's full word length.
- Ensures immediate values can be correctly operated on by the ALU.