32-bit MIPS ISA



Introduction

- Four backward-compatible families: MIPS I, II, III, IV
 - We will focus on MIPS I only (32-bit ISA); what is this?
 - MIPS III onwards are fully 64-bit ISAs (in textbook)
- · Load/store register ISA
 - Operates only on registers
 - Can access memory only through load/store (big endian)
 - No partial register access
- · RISC philosophy
 - Emphasis on efficient implementation: Make the common case fast
 - Simplicity: provide primitives, not the solutions
 - A system can be so simple that it obviously has no bugs, or so complex that it has no obvious bugs [C. A R. Hoare]

Data types

- Bit strings
 - Byte is 8 bits
 - Half word is 16 bits
 - Word is 32 bits
 - Double word is 64 bits
- Integers in 2's complement
- · Floating-point: single and double precision
 - IEEE 754 standard

MAINAK CS422

Storage model

- 32-bit address: 4 GB addressable memory
- Separate 31x32-bit GPRs (\$0 is hardwired 0) for integer and 32x32-bit GPRs for floating-point
 - Writing to integer \$0 will not change it (these are NOPs)
- Program Counter (PC) is incremented by 4 (except branch, jump)
 - Instructions are 32-bit in size (for all four families)
- Two special registers Hi and Lo for storing multiply/divide results
- Floating-point registers are paired for doing doubleprecision
 - The pair \$f_2n and \$f_2n+1 are accessed by name \$f_2n e.g. \$f2 specifies the 64 bits in \$f2 and \$f3 with the least significant word in \$f2

single: add.s \$ fo, \$ f2, \$ f4:

double: add.d f_0 , f_2 , f_4 f_3 f_2 must be even for f_1 f_0 (d) commands

Computation

- · ALU instructions
 - Classic 3-operand format: two sources and one dest.
 - Operands: GPRs or 16-bit immediate values
 - Both signed and unsigned arithmetic
 - Basic difference between signed and unsigned arithmetic: overflow not flagged for unsigned
 - In both cases, the operands are treated as signed
 - Sign extension of immediate in both signed and unsigned arithmetic; zero extension for immediates in logical inst.
 - Signed comparison is completely different from unsigned comparison (unsigned comparison treats the operands as unsigned; not true for unsigned arithmetic)
 - Integer multiply/divide take only two operands i.e. two sources and have implicit targets Hi and Lo: ISA offers instructions to move from Hi/Lo registers to GPR

 MAINAK CS422

ALU instructions

7 120 11 10 11 40 11 10		
	 Arithmetic 	Logical
	add \$3, \$2, \$1	and \$3, \$2, \$1
	sub \$3, \$2, \$1	or \$3, \$2, \$1
	addi \$3, \$2, 100	xor \$3, \$2, \$1
	addu \$3, \$2, \$1	nor \$3, \$2, \$1
	subu \$3, \$2, \$1	andi \$3, \$2, 10
	addiu \$3, \$2, 100	ori \$3, \$2, 10
	slt \$3, \$2, \$1	xori \$3, \$2, 10
	slti \$3, \$2, 100	sll \$3, \$2, 10
	sltu \$3, \$2, \$1	srl \$3, \$2, 10
	sltiu \$3, \$2, 100	sra \$3, \$2, 10
	mult/multu \$3, \$2	sllv \$3, \$2, \$1
	div/divu \$3, \$2 // Lo=q, Hi=r	srlv \$3, \$2, \$1
	mfhi \$4	srav \$3, \$2, \$1
	mflo \$4	lui \$3, 40


Floating point

- · Operates on floating-point registers
 - Supports both single and double precisions
 - No hardwired zero register
 - IEEE 754 compliant
 - Typical instructions
 - add, sub, mul, div, mov (one fp reg to another), neg, abs, cvt (precision conversion), mfc, mtc (move between fp and integer registers)
 - mul/div don't use Hi/Lo; target FPR is specified explicitly (remainder doesn't have a meaning here)

MAINAK CS422

Load/store

- One address mode for memory
 - Displacement only (always sign-extended)
 - Most loads/stores are aligned (except lwl/lwr, swl/swr)
 - Loads are supported for signed and unsigned data; unsigned loads zero-extend the loaded value
 - Supports three sizes: byte, half word, word (double word is supported in 64-bit ISA)
 - Byte load: lb \$3, 4(\$13) or lbu \$3, 27(\$20)
 - Half word load: Ih \$3, 12(\$10) or Ihu \$6, 0(\$7)
 - Word load: lw \$20, 52(\$29) [no unsigned flavor]
 - Byte store: sb \$3, 5(\$2)
 - Half word store: sh \$3, 56(\$29)
 - Word store: sw \$2, 20(\$2)
 - The immediate is not shifted by load/store size; it is just sign-extended and added to the base register content
 - In addition, floating-point load/store: If \$f1, 60(\$22)



Direct addressing

- In some cases the address is known at compiletime
 - Happens mostly for statically allocated global variables
 - How do you emulate direct addressing?
 - Suppose I want to load from address 0x123456 (addr

li \$2, coldr ori \$2, \$2, 0x3456

lw \$4, 0(\$2)

- Could save one instruction by using non-zero displacement

lui \$2, 0x12

lw \$4, 0x3456(\$2)

- What if the address is 0x789abc?

78 0000

- Load-word-left and load-word-right
 - Example: lwl \$4, 0(\$10) // Suppose \$10 has 0x57
 - Let the word containing this byte address be w
 - Extract the bytes contained by w that start from this address (remember this is big endian)
 - Put these bytes (in this case one byte) in the upper portion of \$4 and leave the remaining bytes (in this case 3 lower bytes) unchanged
 - Example: lwr \$4, 0(\$10) // Suppose \$10 has 0x5a
 - Extract the bytes contained by w that end at this address
 - Put these bytes (in this case three bytes) in the lower portion of \$4 and leave the remaining bytes (in this case the upper byte) unchanged
 - Why are these useful?

58 59 Sa 5b Dx 54 55 56 57



- Jump
 - Unconditional jumps and procedure calls use absolute address

MIPS ISA offers 26 bits to encode the absolute target; shift this target to left by 2 bits (4-byte instruction) and borrow the upper four bits of the next PC (i.e. PC+4) to form the complete 32-bit target ((PC+4) & 0xf0000000) | tgt << 2

- The procedure call instruction (known as jump and link) saves the return PC (PC+8) in a fixed GPR (\$31)
- Indirect jumps where target is not known (e.g. procedure return or case/switch or procedure call via function pointer) use jump register (jr) or jump and link register (jalr) instructions; both take a register operand where the target is found
 - Example: procedure return: jr \$31


Control transfer

- · Conditional branches
 - All conditional branches are compare-and-jump type
 - PC-relative immediate offsets are always sign-extended
 - Examples:
 - beg \$1, \$2, 100 /* target = PC + 4 + sext(100 << 2) */
 - bne \$1, \$2, 100
 - bgez \$1, 100
 - blez \$1, 100
 - bltz \$1, 100
 - bgtz \$1, 100
 - Can use slt, slti, sltiu first followed by beg or bne with \$0
- All branch and jump instructions have a delay slot
 - Instruction right after the jump or branch is always executed


coult cross the 64 Minute (PC+4) boundary. Can soam around only in this. (Upper 4 buts of PC+4 only)


PC+8 because the j, jal, jal, jr etc all come into effect one cycle later. So (PC+4) has already been executed. So we come back to PC+8. That PC+4 is always a Branch Deby 3lot

inster after branch will always execute before branch takes effect



stack grows downwoods





lui+ori = la = li (needs temp reg)

Register convention

- 32 integer registers
 - \$0 is hardwired to 0 (really not implemented as register)
 - \$1 or \$at is reserved for assembler (la to lui conversion)
 - \$2, \$3 (or \$v0, \$v1) are return values of function with upper 32 bits in \$v1 and lower 32 bits in \$v0; \$v1 also holds the syscall number before executing system call
 - \$4 to \$7 (or \$a0 to \$a3) are procedure arguments; saved by caller
 - \$8 to \$15 (or \$t0 to \$t7) are temporaries; saved by caller
 - \$16 to \$23 (or \$s0 to \$s7) are callee saved
 - \$24 and \$25 (or \$t8, \$t9) are two more temporaries
 - \$26 and \$27 (or \$k0, \$k1) are reserved for kernel
 - \$28: global pointer (\$gp), \$29: stack pointer (\$sp), \$30: frame pointer (\$fp), \$31: return address (\$ra)

MAINAK CS422

\$1 = \$at = \$ assembler temporary. \$26,\$27 -> return from exceptions

Register saving

- · Caller saves the registers that are not preserved across call
 - Of course, needed only if caller wants some value to be preserved 1et val

- \$a0 to \$a3, \$v0, \$v1, \$t0 to \$t9

- Callee saves the registers that are required to be preserved across call
 - Needed only if callee uses these registers
 - \$s0 to \$s7, \$gp, \$sp, \$fp, \$ra
- MIPS gcc cross-compiler and native cc compiler do not use frame pointer


Procedure stack


- \$30 is treated as callee-saved \$s8

can be both calbe or caller saved. Object on implementation. or main: it has to be called saved before calling any other fune.

Procedure call


- · What does the caller do?
 - Save caller-saved registers if needed
 - Load arguments: first four in \$a0 to \$a3, rest on stack
 - jal or jalr
- What does the callee do? (will use frame pointer)
 - Save frame pointer at -4(\$sp)
 - Allocate stack for frame: \$sp = \$sp frame size (compiler knows the frame size for this procedure)
 - Save callee-saved registers if needed
 - Adjust frame pointer to point to the beginning of the frame: \$fp = \$sp + frame size - 4
- What happens on return?
 - Callee places return value in \$v0 (and \$v1 if 64-bit value)
 - Restore any callee-saved register from stack







\$fp

\$sp







1/30/2025

```
MIPS procedure call
```

```
addiu $a0, $s0, -1
int factorial (int n) {
                                       jal factorial
  if (n <= 1) return 1;
                                       nop
                                       mult $s0, $v0
    return (n*factorial (n-1));
                                       mflo $v0
                                       i label2
                                       nop
factorial: addiu $sp, $sp, -40
                                label1:addiu $v0, $0, 1
         sw $s0, 24($sp)
                                label2:lw $ra, 32($sp)
         addu $s0, $a0, $0
                                       lw $s0, 24($sp)
         slti $v0, $s0, 2
                                       jr $ra
         sw $ra, 32($sp)
                                       addiu $sp, $sp, 40
         bnez $v0, label1
         sw $gp, 28($sp)
                        MAINAK CS422
```

MIPS encoding

- Three formats
 - All 32 bits; opcode 6 bits
 - Register format or ALU format
 - opcode = 0, rs, rt, rd, sa (5 bits each), func (6 bits)
 - Immediate format
 - Arithmetic, branch, load/store, ... (anything that uses an immediate value)
 - Different opcode for each instruction
 - opcode, rs, rt, immediate
 - rs is the first source or base, rt is the second source or result
 - Jump format
 - Used for j, jal
 - opcode, target (can jump across 64 M instructions)

beg = ri bu = ri sic (it) alth

Calle main() {