

Lec 28/01/25

⇒ 32-bit MIPS ISA

- 32-bit = register size.
 - ↳ max virtual addr size = 32 bits
 - ✗ instr size. (but has 32 bit insts)
- 64 bit MIPS → 32 bit instr.
 64 bit regs
 = 64 bit VA.
- mult / div : Hi Lo → quotient
 ↪ remainder
- arithmetic → sign extension
 logical → zero extension
 comparison → dep on signed / unsigned.
 (int x, unsigned y ⇒ both signed treated)
- add, addi, addu, addiu, sub, subu, slt, slti;
→ all signed extension and treated signed (2's com)
- sltu } treats as unsigned.
 sltiu } but does sign extension.
 then treats both operands as unsigned.
- slt \$3, \$2, \$1 ≡ \$3 = (\$2 < \$1) ? 1 : 0;
- srl → shift in 0

SRA \rightarrow Shift in signed bit.

- lui \$3,40 \$3

40	0
----	---

= ← 16 → ← 16 →

→ FP Instr

- cvt (typecasting) float \rightarrow int
- mfc mtc move from to coprocessor \rightarrow FP unit/regs.

so we move b/w IP & FP regs.

$mtc \Rightarrow$ use of FP constants.


MTC \Rightarrow use of FP constants.
we have to prepare the FP constants in the integer side only and then move it to FP in IEEE format.

```
float x, y;    y = x + 5.2;
```


mfc \Rightarrow `int z; z = (int)x; z += 1;`
in FP unit needs to be moved from F \rightarrow I

→ Load / Store

```
unsigned short x;  
x = A[0];
```



short x ;
 $x = A[0]$;



sh \Rightarrow pick 2 LS Bytes & store at given add following Big Endian

add.s	lf.s	}
add.d	lf.d	

Predicated calls

if ($x > y$) $c = a + b$;

cmp z, x, y
 jle
 add c, a, b
 \rightarrow control dependence
 (pipeline hazards)

cmp z, x, y
 add c, a, b, z
 \rightarrow data dependence
 if no jump then
 it will become NOP
 and processor will still
 execute one instr.

but memory operation of load/store of a, b, c won't happen. So we use Predicated calls, so that which all is true will only be counted.