


Mux

a	b	sel	out
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1




Mux

	sel 0	1
ab		
00	0	0
01	0	1
11	1	1
10	1	0


{a notSel} {sel b} 4 chips

Nand(a = , b = , out =);
Nand(a = b, b = sel, out = andb);




DMux


DMux




Not16




Or16




Or16



And16




Mux16




Or8Way

Or8Way




Mux4Way16


Mux4Way16




Mux8Way16



DMux4Way



DMux4Way



DMux8Way

