

**Report  
On**

**Design and Timing analysis of  
Dadda Multiplier**

**Date: Dec'18**

## Problem statement

Assume the following delay values for half and full adders:

Half adder: carry (AND gate) = 40 ps, sum (XOR) = 70 ps.

Full adder: carry ( $AB + BC + CA$ ) = 80 ps, sum ( $A \text{ XOR } B \text{ XOR } C$ ) = 120 ps.

Describe and simulate a Dadda 8x8 Multiply and Accumulate circuit in verilog, (Icarus verilog – a public domain verilog simulator will be used for this assignment).

Half adders and full adders can be used as behaviourally described building blocks with delays as specified above. The accumulator should be 16 bits wide. Use a carry select adder for the final addition, assuming the carry select mux delay to be 50 ps. A flag output indicating overflow in the accumulator register should be provided.

Notice that the sum and carry delays are not equal. Make design choices for allocation of wires to specific adders and sizes of sub adders in the final carry select adder to reduce the overall worst case delay.


Simulate the design with 16 random test vectors for multiplicand, multiplier and initial content of the accumulator register. Also simulate for multiplication of FF by FF with the initial value of the accumulator being 0F0F

---

## Dadda Multiplier


Dadda multiplier is a hardware multiplier design which reduces number of partial products by stages of half adders and full adders until we are left with at most two bits of each weight. Final result is added with conventional adder.

In our problem statement we are using carry select adder as the final adder. The block diagram of carry select adder is as shown below.




The following diagrams shows the reduction stages for Dadda multiplier. The delays for sum and carry for half adder and full adder is given in problem statement.

# Reduction Stages. for Dadda Multiplier.




Half  
adder  
S → 20pS  
C → 40pS  
P.A  
S → 120pS  
C → 80pS

First stage




(max)  
allowed  
6 levels

Second stage




(max)  
allowed  
4 levels

Third stage



(max)  
allowed  
3 levels.



(max)  
2 levels.

Output

390

Reduction diagram

The code for Dadda multiplier is written in verilog and simulated in Modelsim.

The simulated outputs for 16 random test vectors is shown and also the output for FF\*FF with accumulator contents 0F0F is also shown.



Output waveform