


Chapter 06 Sequential logic

Sequential circuit: A sequential circuit consists of a combinational circuit with memory elements to form a feedback path. These memory elements are capable of storing binary information. The stored binary information defines the state of sequential circuit. Sequential circuit receives information from external input along with the present state of memory elements it determines the output.




23

Flip-flop (FF):

A flip-flop ~~circuit~~ circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit) until directed by an input signal to switch states.

Basic FF circuit: A FF circuit can be constructed from two NAND or two NOR gate.

R(Reset)



Ineterminate state \rightarrow

$$\begin{array}{l} \text{S} = 1 \\ \text{R} = 1 \end{array}$$

$$R = 1$$

S	R	Q, Q'
1	0	1 0
0	0	1 0
0	1	0 1
0	0	0 1
1	1	1 0 0


(after $S = 1, R = 0$)

(after $S = 0, R = 1$)

NOR		
A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

Initial
state

Clocked RS flip flop





characteristics table

$Q(t)$	S	R	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	X
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	X

$S = R = 1 =$
Indeterminate

state



- ① When both inputs are 0 ($R=0, S=0$), then $Q(t+1) = Q$.
- ② $R=0, S=1$, then $Q(t+1) = 1$.
- ③ $R=1, S=0$, then $Q(t+1) = 0$, state

JK flipflop

~~J K~~

① JK flipflop ~~is~~ is the refinement of RS flipflop because the indeterminate state is removed

② For $J=1, K=1$ the flip flop switches to its complement state.

if $Q=1$, it becomes 0 or

if $Q=0$, it becomes 1.


③ ~~Two level J;~~

④ The letter J is for set and K is for clear.

⑤ The output Q is ANDed with K and CP input so that the flipflop is cleared during a clock pulse only if Q is previously 1.



⑤ similarly for Q' , it is ANDed with J.




Q_t	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0




Q_t	JK	00	01	11	10
0	00	0	0	1	1
1	01	0	1	1	0
0	11	1	0	0	1
1	10	1	1	0	0

Entry to next state

- * if $J=0, K=0$ then $Q(t+1) = Q(t)$
- * if $J=0, K=1$, then $Q(t+1)=0$
- * if $J=1, K=0$, then $Q(t+1)=1$
- * if $J=1, K=1$, then $Q(t+1) = \bar{Q}(t)$




D flip flop



Truth table for D flip-flop:

Q	D	D'
0	0	0
0	1	1
1	0	0
1	1	1

$Q(t+1) = D$




T flip-flop

Triggering of FFs

- the state of the FF is switched by a momentary change in the input signal.
- This momentary change is called trigger.
- Clocked FFs are triggered by pulse.
- pulse ~~that~~ start from an initial value of 0, goes momentary to 1 and after a short time it returns to its initial value
- The time interval from the application of the pulse until the ~~end~~ output transition occurs is a critical factor that needs further investigation.


- Timing problem can be prevented if outputs of the FFs do not start changing until the pulse input has returned to 0.
- To ensure such an operation a FF must have propagation delay from input to output in excess of the pulse duration.
- Very critical to maintain propagation delay.
- Pulse transition can be used rather than pulse duration.

Positive and negative edge transition



Negative edge trigger
 Positive edge trigger
 pulse duration

Master-Slave FF




\rightarrow $CP = 0$, inverter = 1, output of the slave is 1 so, output $Q = Y$, $Q' = Y'$.

\rightarrow master is disabled, because $CP = 0$.

\rightarrow when $CP = 1$, the information at the external R and S transmitted to master

- Slave is isolated as long as the pulse is at its 1. Level because the output of the inverter is 0.
- When pulse return to 0 the master is isolated which prevents the external inputs from affecting it.

Examples of sequential circuit



AB	<u>Present state</u>	<u>Next state</u>	<u>Output</u>
$\begin{matrix} A \\ B \end{matrix}$	$\begin{matrix} \text{AB} \\ 00 \end{matrix}$	$\begin{matrix} x=0 \\ a=1 \end{matrix}$	$\begin{matrix} x=0 \\ a=1 \end{matrix}$
$\begin{matrix} 0 \\ 1 \end{matrix}$	$\begin{matrix} \text{AB} \\ 01 \end{matrix}$	$\begin{matrix} x=1 \\ a=0 \end{matrix}$	$\begin{matrix} x=1 \\ a=0 \end{matrix}$

21/12/23

Present state	Next state	Output
$\bar{A}B$	$\frac{x=0}{\bar{A}B}$, $\frac{x=1}{AB}$	$\frac{x=0}{y}$, $\frac{x=1}{\bar{y}}$
0 0	0 0	0 0
0 1	1 1	0 0
1 0	1 0	0 1
1 1	1 0	0 0

$$A(t) \xrightarrow{\text{transition}} A(t+1) = (A'B + AB' + AB)x' + (\bar{A}B)x$$

$$B(t) \xrightarrow{\text{transition}} B(t+1) =$$

$$\cancel{B(t)} \xrightarrow{\text{transition}} (A'B)x' + (A'B' + A'B + AB)x$$

State equation

A state equation is an algebraic expression that specifies the condition for a FP state transition.

FF Characteristics Table

S	R	$Q(t+1)$	J	K	$Q(t+1)$
0	0	$Q(t)$	0	0	$Q(t)$
0	1	0	0	1	0
1	0	1	1	0	1
1	1	?	1	1	$Q'(t)$

D	$Q(t+1)$	T	$Q(t+1)$
0	0	0	$Q(t)$
1	1	1	$Q'(t)$

FF Excitation table

During the design process we usually know the transition from present state to next state and we st to find the flip flop ~~cont~~ input condition. for this reason we need a table that lists the required inputs for a given change.

Characteristic table (RS)

$Q(t)$	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation table

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	C
1	0	0	1
1	1	1	C

Characteristics table (JK) Excitation table

Q	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


Design a BCD counter using

RS flip-flop


Present state

Next state

Present state	Next state	$S_A R_A$		$S_B R_B$		$S_C R_C$		$S_D R_D$	
		A	B	A	B	A	B	A	B
0000	0001	0	x	0	x	0	x	1	0
0001	0010	0	x	0	x	1	0	0	1
0010	0011	0	x	0	x	x	0	1	0
0011	0100	0	x	1	0	0	1	0	1
0100	0101	0	x	x	0	0	x	1	0
0101	0110	0	x	x	0	1	0	0	1
0110	0111	0	x	x	0	x	0	1	0
0111	0100	1	0	0	1	0	1	0	1
1000	1001	x	0	0	x	0	x	1	0
1001	0000	0	1	0	x	0	x	1	1



$\Phi(t)$ $\Phi(t+1)$



SA:

		CD	00	01	11	10	
		AB	00	01	11	10	
AB	00	0	0	1	0	0	
	01	0	0	1	0	0	
	11	X	X	X	X	X	
	10	X	0	X	X	X	

$$SA = BCD$$

$$RD = AD$$

$$SB = CD$$

$$RB = D$$

$$SC = A'B$$

$$RC = B$$


$$SD = C'$$

$$RD = C$$

6.23 (JK) - 6.24

6.24 (T)

(2421) \rightarrow RS flip flop



7.4. Ripple counter

Binary Ripple Counter

→ A binary ripple counter consists of a series of complementing flip-flops with the output of each flip-flop connected to the CP input of the next higher order flip flop.

— The flip-flop holding the least significant bit receives the incoming count pulses.

PLD - (4) 65.0

A₀ A₁ A₂ A

(+) PLD

q0t q1t 89 ← (A₄)

A₄ A₃ A₂ A₁ → counts (0 to 15)

0 0 0 0 Modify to make it (0 to 9)

0 0 0 1

0 0 1 0

0 0 1 1

0 0 1 0 0 15

0 0 1 0 1 0

0 0 1 1 0

A₄

0 15

15

0

A₂

0 15

15

0


A_i

Toggled

Activates

Next



flipflop



BCD Ripple counter (0 to 9) (9 to 0).

Count from 0 to 9 and back to 0.

BCD Ripple Counter



- * The FF triggers on negative edge when CP goes from 1 to 0.
- * Output of Q_1 applies to CP input of Q_2 and Q_8 both.
- * Output of Q_2 applies to CP input of Q_4 .
- * CP input goes 1 to 0, the FF is set if $J=1$; is cleared if $K=1$ and complemented $J=K=1$ and left unchanged if $J=K=0$.

* Following conditions:

- 1) Q_1 is complemented on the negative edge of every count pulse.
- 2) Q_2 is complement if $Q_8=0$, and Q_1 goes from 1 to 0.

3. Q_4 is complemented when Q_2 goes from 1 to 0.

4. Q_8 is complemented when $Q_4 Q_2 = 11$ and

Q_1 goes from 1 to 0. $Q_8=0, Q_1=1 \rightarrow 0$

<u>Q_8</u>	<u>Q_4</u>	<u>Q_2</u>	<u>Q_1</u>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
0	0	0	0

