



*NOTE : It is a two-bus datapath. The Y-Bus is replaced by a register buffer Y which is connected to X-Bus.
So, with the delay of one clock cycle and an extra control signal, we can reduce the number of buses required from 3 to 2.

