

Faculty of Engineering, Architecture and Science

Department of Electrical and Computer Engineering

Course Number	328
Course Title	COE
Semester/Year	F 2020
Instructor	Prof. Vadim

ASSIGNMENT No.

Assignment Title	LAB 6
------------------	-------

Submission Date	
Due Date	

Student Name	Apurva Patel
Student ID	500876938
Signature*	A.P

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: www.ryerson.ca/senate/current/pol60.pdf.

Table of Contents:

Introduction

• Components: Latches FSM

4 to 16 Decoder

- ALU_1 for Problem Set 1
- ALU 2 for Problem Set 2
- ALU_3 for Problem Set 3
- Conclusion

Introduction:

The purpose of this Lab experiment is to design and construct an Arithmetic and Logic Unit (ALU) in VHDL and implement it. The goal was to create a GPU (General Processor Unit) which contains two storage units. A control unit and an ALU. This will be done with the design and built of all functions of the ALU. In addition, VHDL will be used to design and simulate the ALU based on Functional Simulation in the Quartus Simulator. Latch is used which is essentially a storage unit that temporarily stores the input its given. In addition, Moore FSM is used to pass current state to the decoder and it basically serves the purpose of being a control unit. Furthermore, a 4-16 decoder is used which gets the signal from Moore FSM so that it can pass it down to the ALU core. The ALU core then does all the Arithmetic and Logical operations. Different parts would come together for the creation of a functional ALU. Quartus II version 13.0 was used for this lab.

Components:

a) Latches:

2 Latches were used with the purpose of being storage elements. They take an 8 bits input and then send an 8 bits output. In Table 1, the truth table for Latch is displayed. At the bottom, the latches' VHDL code is displayed and after that, Is the latch's schematic block diagram and then it's resulting waveform after compilation.


Reset	Clock	Α	Q
Reset	Clock	A	^Q
1	↑	0000 0001	0000 0000
1	↑	0000 0010	0000 0001
1	1	0000 0011	0000 0010
1	1	0000 0100	0000 0011
1	1	0000 0101	0000 0100
1	1	0000 0110	0000 0101
1	↑	0000 0111	0000 0110
0	1	0000 1000	0000 0000
0	1	0000 1001	0000 0000

Table 1 : TruthTable for Latch


VHDL Code for Latches:

```
LIBRARY ieee;
    USE ieee.std logic 1164.all;
2
3
   ⊟ENTITY latch1 IS
 5
   □ Port (A: IN STD LOGIC VECTOR (7 downto 0);
             Resetn, Clock: IN STD LOGIC;
 6
             Q: OUT STD LOGIC VECTOR (7 downto 0));
7
8
    END latch1;
9
10
   ⊟Architecture Behavior of latch1 is
11
   ⊟Begin
12
   Process (Resetn, Clock)
13
        Begin
   14
        IF Resetn = '1' THEN
15
         Q <= "00000000";
16
         ELSIF Clock'EVENT AND Clock = '1' THEN
   17
         Q <= A;
18
         END IF;
19
      End Process:
20 End Behavior;
```

BDF for Latches:



Waveform for Latches:



A = 69 = 01101001

B = 38 = 00111000

Quartus does not generate proper waveforms for my Inputs in my system

FSM Moore Machine:

Another part of the control unit is an FSM. Below is the state diagram and state table for a Moore FSM. It initially starts at state 0, then for instance, if reset = 1, it moves to the next state if w = 1. If w = 0 however, it stays in the current state. In the FSM VHDL Code, student id 500876938 is used and then displayed in the following waveform. **UPCOUNTER USED FOR THIS PROJECT**


VHDL Code:

```
29
                      when s1=>
                         if data in='0' then
30 ⊟
                           yfsm<=s1;
31
32 ⊟
                         else
33
                           yfsm<=s2;
34
                         end if;
35
                      when s2=>
                         if data in='0' then
36
   37
                           yfsm<=s2;
38
   else
                           yfsm<=s3;
39
40
                         end if;
41
                      when s3=>
                         if data in='0' then
42
   43
                           yfsm<=s3;
44
   45
                           yfsm<=s4;
46
                         end if;
47
                       when s4=>
48
                         if data in='0' then
   49
                           yfsm <= s4;
50
   51
                           yfsm<=s5;
52
                         end if;
53
                      when s5=>
54
                         if data in='0' then
   55
                           yfsm<=s5;
56
   57
                           yfsm<=s6;
                         end if;
58
```


```
59
                         when s6=>
 60 ⊟
                            if data_in='0' then
                               yfsm<=s6;
 61
 62 ⊟
                            else
 63
                               yfsm <= s7;
 64
                            end if;
 65
                         when s7=>
                            if data in='0' then
 66
    67
                               yfsm <= s7;
 68
    else
                               yfsm<=s8;
 69
 70
                            end if;
 71
                         when s8=>
 72 <u>=</u>
                            if data in='0' then
 73
    ŀ
                               yfsm<=s8;
 74 <u>=</u>
                            else
 75
                               yfsm<=s0;
 76
                            end if;
 77
                         end case;
 78
                       end if;
 79
                    end process;
 80
                    process(yfsm)
    81
                    begin
 82
                         case yfsm is
    83
                            when s0=>
                               student id<= "0101";
 84
 85
                               current state<="0000";
 86
                            when s1=>
                               student_id<= "0000";
 87
 88
                               current_state<="0001";
 89
                            when s2=>
 90
                               student_id<= "0000";
                               current_state<="0011";
 91
```

```
when s3=>
92
 93
                                   student id<= "1000";
94
                                   current state<="0101";
95
                                when s4=>
 96
                                   student id<= "0111";
 97
                                   current state<="0111";
98
                                when s5=>
99
                                   student_id<= "0110";
100
                                   current state<="1000";
101
                                when s6=>
                                   student id<= "1001";
102
103
                                   current state<="0110";
104
                                when s7=>
105
                                   student id<= "0011";
                                   current state<="0100";
106
107
                                when s8=>
108
                                   student id<= "1000";
109
                                   current state<="0010";
110
                             end case;
111
                      end process;
112
      end fsm;
```

BDF for FSM Moore:




Waveform for FSM:




Decode:

A 4 to 16 decoder was used to get the signal from FSM to ALU core.


VHDL Code:



BDF for Decode:



Waveform for Decode:



ALU Problem 1:


Below is ALU Core VHDL Code. This was used to perform all Logical and Arithmetic operations given to it through the input from the decoder. FSM was used to insert my student number 500898317 and ALU and latch are used. Underneath the VHDL code is the block schematic and waveform with the desired result.

VHDL Code:


```
LIBRARY IEEE;
2
    USE IEEE.STD_LOGIC_1164.ALL;
    USE IEEE.STD LOGIC UNSIGNED.ALL;
3
    USE IEEE.NUMERIC STD.ALL;
4
6 ⊟ENTITY ALU is
   ⊟port ( Clock: in std logic;
8
          A,B: in unsigned(7 downto 0);
9
          student id: in unsigned (3 downto 0);
10
          OP: in unsigned (15 downto 0);
11
          Neg: out std logic;
12
13
          R1: out unsigned(3 downto 0);
14
          R2: out unsigned(3 downto 0));
15
    end ALU;
16
17
   ⊟Architecture calculation of ALU is
   Signal Reg1,Reg2,Result: unsigned (7 downto 0):=(others => '0');
Signal Reg4: unsigned(0 to 7);
18
19
20 ⊟Begin
21
   Reg1 <= A;
22
   Reg2 <= B;
23
  ⊟Process(Clock, OP)
24
   Begin
25
  if (rising edge (Clock)) THEN
26
  case OP is
               WHEN "000000000000000001" => Result <=(Reg1 + Reg2);</pre>
27
               28
   29
                                       Result <= (Reg1 - Reg2);
30
   Else
31
                                       Result <= (Reg2 - Reg1);
32
                                       end if;
               33
34
```

```
WHEN "0000000000000000" => Result <= (NOT(Reg1 AND Reg2));
34
                  WHEN "00000000000010000" => Result <=(NOT(Reg1 OR Reg2));</pre>
35
36
                  WHEN "0000000000100000" => Result <= (Reg1 AND Reg2);</pre>
                  WHEN "0000000001000000" => Result <=(Reg1 OR Reg2);</pre>
37
                  WHEN "0000000010000000" => Result <= (Reg1 XOR Reg2);
38
                  WHEN "0000000100000000" => Result <= (Reg1 XNOR Reg2);
39
40
                  WHEN OTHERS =>
41
               end case;
42
            end if;
43
     end Process;
44
     R1 <= Result (3 downto 0);
45
     R2 <= Result (7 downto 4);
46
     end calculation;
47
```

BDF for ALU 1:



Waveform for ALU 1: ALL MY FUNCTIONS ARE WORKING



ALU Problem 2:

ALU core and its functionalities were modified according to the function underneath. Apart from a modified ALU, same storage elements and control unit is used. The schematic block diagram is displayed underneath and then successful compilation of the VHDL code shows the desired waveform also displayed underneath.

I COULD NOT GET MY ALU 2 VHDL CODE TO WORK BECAUSE OF A SMALL ERROR (WHICH I CANNOT FIGURE OUT). I AM SURE, MY FUNCTIONS IN THE VHDL CODE ARE RIGHT.

Given function 2d:

d)


Function #	Operation / Function	
1	Shift A to right by two bits, input bit = 1 (SHR)	
2	Produce the difference of A and B and then increment by 4	
3	Find the greater value of A and B and produce the results ($Max(A,B)$)	
4	Swap the upper 4 bits of A by the lower 4 bits of B	
5	Increment A by 1	
6	Produce the result of ANDing A and B	
7	Invert the upper four bits of A	
8	Rotate B to left by 3 bits (ROL)	
9	Show null on the output	

VHDL for ALU 2:

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
3
    USE IEEE.NUMERIC STD.ALL;
 5 DENTITY ALU2d is
 6 ⊟port ( Clock: in std logic;
7
           A,B: in unsigned(7 downto 0);
8
           student id: in unsigned (3 downto 0);
9
           OP: in unsigned (15 downto 0);
10
           Neg: out std logic;
11
          R1: out unsigned(3 downto 0);
12
           R2: out unsigned(3 downto 0));
    end ALU2d;
13
14
15 EArchitecture calculation of ALU2d is
16
       Signal Reg1,Reg2,Result: unsigned (7 downto 0):=(others => '0');
17
       Signal Reg4: unsigned(0 to 7);
18 ⊟
       Begin
       Reg1<= A;
19
       Reg2<= B;
20
21 🖹
         Process(Clock, OP)
22 |
23 ⊟
          Begin
             if (rising edge (Clock)) THEN
24 ⊟
               case OP is
25
                  WHEN "00000000000000001" => Result<= Reg1 SRL 2;
                  26 ⊟
27
                                            Result<= (Reg1 - Reg2) + 4;
28
                                            Neg<= '0';
29 🖹
30
                                           Result<= (Reg2 - Reg1) + 4;
31
                                            Neg<= '1';
32
                                         end if;
```

```
33
                   34
                                            Result <= Req1;
35
   else
36
                                            Result <= Reg2;
37
                                          end if;
                   38
39
                                            Reg1(6) \le Reg2(2);
40
                                            Reg1(5) \le Reg2(1);
41
                                            Reg1(4) \le Reg2(0);
42
                   WHEN "0000000000010000" => Result<= Reg1 + 1;
                   WHEN "0000000000100000" => Result<= (Reg1 AND Reg2);</pre>
43
                   WHEN "000000001000000" => Reg1(7) <= NOT Reg1(7);</pre>
44
45
                                            Reg1(6) \le NOT Reg1(6);
                                            Reg1(5) \le NOT Reg1(5);
46
47
                                            Reg1(4) \le NOT Reg1(4);
48
                   WHEN "00000000100000000" => Result<= Reg2 ROL 3;
                   WHEN "0000000100000000" => Result<= "000000000";
49
50
                   WHEN OTHERS => Result<= "00000000";
51
             end case;
52
          end if;
53
       end Process;
54
       R1 <= Result (3 downto 0);
55
       R2 <= Result (7 downto 4);
    Lend calculation;
56
57
```

BDF for ALU 2:



ALU Problem 3:


For problem 3,the VHDL code for the ALU was modified again to carry out a different function (Function 3D). The assigned function is "For each microcode instruction, display 'y' if the FSM output (student_id) has an even parity and 'n' otherwise". For this part 7 segment display is not used. Instead, an output pin is used, which displays '1' if the digit has even parity and '0' otherwise.

VHDL code for ALU 3d:

```
LIBRARY IEEE;
       USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
     MENTITY ALU3d is
     Eport ( Clock: in std logic;
                 A,B: in unsigned(7 downto 0);
                 student_id: in unsigned (3 downto 0);
OP: in unsigned (15 downto 0);
10
11
12
                 p : out std_logic);
       end ALU3d :
17
      id <= student_id;</pre>
18
     □Process(Clock, OP)
      Begin
20
21
                if (rising edge (Clock)) THEN
     ė
                    case OP is
     22
                        24
                         WHEN "000000000000000000" => p <= ((id(3)) XOR (id(2)) XOR (id(1)) XOR (id(0)));
WHEN "00000000000000000000 => p <= ((id(3)) XOR (id(2)) XOR (id(1)) XOR (id(0)));
WHEN "0000000000000000000 => p <= ((id(3)) XOR (id(2)) XOR (id(1)) XOR (id(0)));
25
26
                         WHEN "000000001000000" \Rightarrow p \leftarrow ((id(3)) \text{ XOR } (id(2)) \text{ XOR } (id(1)) \text{ XOR } (id(0)));

WHEN "000000001000000" \Rightarrow p \leftarrow ((id(3)) \text{ XOR } (id(2)) \text{ XOR } (id(1)) \text{ XOR } (id(0)));
28
29
30
                         WHEN "0000000100000000" \Rightarrow p \ll ((id(3)) \times (id(2)) \times (id(1)) \times (id(0)));
31
                         WHEN OTHERS => p<='0';
32
                     end case;
33
                end if;
34
        end Process;
```

BDF for ALU 3d:



Waveform for ALU 3d: My system does not give proper waveform, it is disturbed for some reason, but it works correctly on other systems.



Conclusion

From this lab it can be concluded that using VHDL and CAD Tools we can create different Combinational Circuits and Storage Elements which can be used to design a General Processor Unit (GPU). By adjusting the inputs of the combinational circuit (4 to 16 decoder and ALU), we can obtain different combinations of output, which are then used by the ALU to carry out various logic functions. By connecting the inputs of the decoder to the FSM, a particular output can be achieved again after the state machine completes a full cycle. Thus, the ALU can carry out a specific micro-function after the state machine completes a full cycle. The latches used act as storage elements. Thus, they read and store the input during the rising edge and return the input as output values in the following rising edge of the clock cycle. Due to this the ALU produces the required output, but after the clock reaches high value. If the input pins were connected directly to the input ports of the ALU, rather than the 2 latches which are connected to the ALU, there would be no delay, but the input data would not be stored. Furthermore, the ALU can be modified according to any user specific requirements/schematic in order to carry out different logic functions.