Final Project Interim Report: SystemC Based NoC (Network-on-Chip) Modelling Course Project

COE838 – System-on-Chip Design


Apurva Patel - 500876938

ABSTRACT

This project focuses on the modelling and simulation of Network-on-Chip (NoC) systems using SystemC, with focusing on interconnection using mesh architecture, this project aims to provide hands-on experience in designing and analysing NoC systems based on the knowledge gained from the previous labs. The initial phase involves understanding the fundamentals of NoC simulation by working with a simple 1×2 mesh NoC design provided as a SystemC and C++ codebase, however, the final objective of this project is to develop and design a 4x4 mesh interconnection architecture. The design comprises three main components, the routers, IP cores, and their interconnections. The project progresses with exploring packet structures, including headers and payloads, essential for data transmission within the NoC. The project's core components include the source module, sink module, and router module, interconnected to facilitate packet routing and communication. This project is a good exercise to strengthen the basics for further exploration and research in the field of Systems-on-Chip design and network architectures.


Introduction

In this project, we explore the complexity of Network-on-Chip (NoC) designs, by utilising SystemC for design implementation and testing. The demand for efficient communication architectures has become significantly important and as the complexity of integrated circuits continues to increase, traditional bus-based communication architectures face challenges in meeting the new requirements of modern applications. In response to this demand, Network-on-Chip (NoC) has emerged as a promising paradigm for on-chip communication, offering scalability, flexibility, and improved performance. Let us begin with understanding what a Network-on-Chip is, it is a communication system/grid that is implemented on a SoC to enable the interconnection of various modules and components within the IC, such as CPU processors, memory units, GPIO's and more. To realise the NoC, different topologies, such as mesh, torus, or hypercube, can be used depending on the requirements of the SoC. There are several factors such as throughput, power consumption, latency, etc. that can decide the use of a specific topology. This is how a NoC implementation looks like:



For this project, we explore NoC theory with a particular focus on mesh topologies, including 1×2 and 4×4 configurations, as mentioned in the project manual. Mesh topologies represent a common interconnection structure used in NoC designs due to their simplicity, scalability, and regularity. In a mesh topology, processing elements (PEs) or IP cores are arranged in a grid-like fashion, with each core connected to its neighbouring cores via communication links or channels. The simplicity of mesh topologies makes them well-suited for both homogeneous and heterogeneous SoC designs. A 1×2 mesh

topology consists of two processing elements arranged linearly, forming a (PEs) communication path. This minimal configuration a foundational understanding provides mesh-based NoC architectures, encompassing the elements routers. essential of communication links. By modelling and simulating the 1×2 mesh topology, we will gain insights into packet routing, latency, throughput within a simple NoC environment. This is how a 1x2 mesh topology looks like:



Additionally, various different communication patterns will be discussed, to evaluate the performance and efficiency of the developed NoC design. Furthermore, we will learn about packet structure, routing algorithms, and flow control techniques along with modelling and simulating source, sink, and router modules, and their interactions within the NoC framework.

THEORY

For this project, we will explore NoC architecture focused on mesh topologies, 1×2 and 4×4 configurations to be more specific. Mesh topologies represent a common interconnection structure used in NoC designs due to their simplicity, scalability, and regularity. In a mesh topology, processing elements (PEs) or IP cores are arranged in a grid-like fashion, with each core connected to its neighbouring cores communication links or channels. The simplicity of mesh topologies makes them well-suited for both homogeneous and heterogeneous SoC designs. A 1×2 mesh topology, as depicted in the project manual, consists of two PEs arranged linearly, forming a basic communication path. This minimal configuration provides foundational understanding of mesh-based NoC architectures, encompassing the essential elements of routers, PEs, and communication links. By modelling and simulating the 1×2 mesh topology. we will gain insights into packet routing, latency, and throughput within a simple NoC environment.

Let us discuss the modules used in this project:


Router Module: This module manages the routing or transmission of data packets between the source and sink modules. It includes components such as arbiter, FIFO buffers and crossbar switches which are used for routing decisions and flow control during transmission of packets from one router to the other depending on the destination address and the path decided.

- Arbiter: An Arbiter in a router, is used for resource allocation, deadlock prevention and priority handling in a NoC.
- Buffer FIFO: As the name goes, these are buffers used to temporarily store data when another transaction is taking place. Manages data flow efficiently.
- Crossbar: This is a type of switch used to connect multiple inputs to multiple outputs, allowing multiple connections to take place instead of a single transaction at a time.

Source module: This module is responsible for generating new packets that consist of the source and destination address.

Sink Module: This module receives the data packets sent from the Source via routers. Once the packets are received, the Sink module sends an Acknowledgment or ACK signal across the network.

Here is a flow chart depicting a summary of the theory and introduction of this project:



WORK PROGRESS AND PENDING

I have split this project into two phases. The first phase involves studying and understanding the project by carefully reading through the project manual provided to us. I have gained proficient knowledge about how a 1x2 mesh topology is implemented, how it works and the use of such a topology. For phase one, the provided source code made it significantly easier for me to understand the code flow and its working.

For phase two, I have implemented the 4x4 mesh topology base network, on which I will be developing the other components needed, based on the knowledge I gained during my analysis of the 1x2 mesh network. The arbiter code required as part of the router has been designed; however, since the entire project is not ready. I was not able to compile it, but I am sure it works as they are based on the provided code. Next step is to implement buffers and crossbar switches as implemented in the 1x2 mesh topology. Along with the above implementations, I also need to design a scheme to handle the multiple requests/connections that will be handled by the network. Once the design is developed, it is time to test and simulate the SystemC code to check for

any debugging scenarios and record the results thereafter.

TENTATIVE PLAN FOR PENDING WORK:

These are remaining components that need attention for phase two:

- FIFO Buffer
- Crossbar Switch
- Resource allocation and handling scheme for multiple requests or connections.
- Testing and debugging the entire project and recording the results.

Conclusion

Overall, the project is running a bit, behind time due to focus on wrapping up the capstone project and other course work. However, since we are provided with the 1x2 Mesh Network implementation, it should not be an issue to expand it to a 4x4 mesh network. I should be able to work on the project by this upcoming weekend and wrap it up by 26th March 2024.

REFERENCES

- [1] Khan, Dr. Gul. (n.d.). Course Project: SystemC based NoC (Network-on-Chip) Modeling. COE838: Systems-On-Chip Design.https://courses.torontomu.ca/d21/le/con tent/835859/viewContent/5453613/View
- [2] Khan, Dr. Gul. (n.d.). Course Notes: Systems-On-Chip Design Lecture Notes. COE838:Systems-On-Chip Design.https://www.ee.torontomu.ca/~courses /coe838/lecture-notes.html

APPENDIX

```
//arbiter.cpp
#undef SC_INCLUDE_FX

#include "packet.h"
#include "arbiter.h"

void arbiter :: func()
{
    sc_uint<1> v_connected_input[5];
//set when input is connected to an output
```

```
sc_uint<1> v_reserved_output[6];
   sc uint<3> v req[5];
   sc uint<5> v free; // status of
   sc uint<15> v select;
   for(int
i=0;i<5;i++) {v connected input[i]=0;v
reserved output[i]=0;v req[i]=0;}
   v free = 31; // '111111'
   v = 0;
       wait();
       grant1.write(0);
       grant2.write(0);
       grant3.write(0);
       grant4.write(0);
v free | 1 ; } // set the bit 0
       if (!free out1.read()) {v free
= v free | 2 ; }
       if (!free out2.read()) {v free
       if (!free out3.read()) {v free
v free | 16 ;}
```

```
v id = arbiter id.read();
       if (!req0.read()[4]) //if FIFO
buffer is not empty
header
            if(v id[0] <
req0.read()[0]) v req[0]=3; // go to
east
                if(v id[0] >
req0.read()[0])v req[0]=5; //go to
west
req0.read()[1])v req[0]=4; // go to
req0.read()[1])v req[0]=2; //go to
north
v req[0]=1; // that is the destination
            switch (v req[0]) {
 2; break;
                case 3: v arbit=v free
               case 4: v arbit=v free
                case 5: v arbit=v free
 16; break;
            if(!v connected input[0])
```

```
(v reserved output[v_req[0]])v_arbit=0
               grant0.write(1);
               v = (2,0) =
v req[0];
               v free = v free &
(~v arbit);
v connected input[0]=1; // input 0 is
v reserved output[v req[0]]=1; //
               if(req0.read()[5]){
v connected input[0]=0;v reserved outp
ut[v req[0]]=0;} // if it is tail
       if (!req1.read()[4]) //if
           if(v id[0] <
req1.read()[0]) v req[1]=3; // go to
req1.read()[0])v req[1]=5; //go to
```

```
req1.read()[1])v req[1]=4; // go to
south
req1.read()[1])v req[1]=2; //go to
north
v req[1]=1; // that is the destination
            switch (v req[1]) {
   1; break;
   2; break;
  16; break;
            if(!v connected input[1])
(v reserved output[v req[1]])v arbit=0
                grant1.write(1);
set grant
                v select.range(5,3) =
v req[1];
                v free = v free &
(~v arbit);
```

```
v connected input[1]=1; // input 1 is
v reserved output[v req[1]]=1; //
if(req1.read()[5]){v connected input[1
]=0;v reserved output[v req[1]]=0;} //
       if (!req2.read()[4]) //if
req2.read()[0]) v req[2]=3; // go to
               if(v id[0] >
req2.read()[0])v req[2]=5; //go to
                    if(v id[1] <
req2.read()[1])v req[2]=4; // go to
                        if(v id[1] >
req2.read()[1])v req[2]=2; //go to
v req[2]=1; // that is the destination
            switch (v req[2]) {
                case 1: v arbit=v free
  1; break;
```

```
case 5: v arbit=v free
            if(!v connected input[2])
(v reserved output[v req[2]])v arbit=0
                grant2.write(1);
set grant
                v select.range(8,6) =
v req[2];
(~v arbit);
v connected input[2]=1; // input 1 is
v reserved output[v req[2]]=1; //
if(req2.read()[5]){v connected input[2
]=0;v reserved output[v req[2]]=0;} //
and reservation
        if (!req3.read()[4]) //if
buffer is not empty
```

```
req3.read()[0]) v req[3]=3; // go to
req3.read()[0])v req[3]=5; //go to
req3.read()[1])v req[3]=4; // go to
req3.read()[1])v req[3]=2; //go to
v req[3]=1; // that is the destination
            switch (v req[3]) {
  1; break;
            if(!v connected input[3])
(v_reserved_output[v_req[3]])v_arbit=0
```

```
grant3.write(1);
set grant
                v select.range(11,9) =
v req[3];
(~v arbit);
v connected input[3]=1; // input 3 is
v reserved output[v req[3]]=1; //
if(req3.read()[5]){v connected input[3
]=0;v reserved output[v req[3]]=0;} //
        if (!req4.read()[4]) //if
buffer is not empty
req4.read()[0]) v req[4]=3; // go to
                if(v id[0] >
req4.read()[0])v req[4]=5; //go to
west
                    if(v id[1] <
req4.read()[1])v req[4]=4; // go to
```

```
if(v_id[1] >
req4.read()[1])v req[4]=2; //go to
v req[4]=1; // that is the destination
            switch (v req[4]) {
                case 1: v arbit=v free
  1; break;
  2; break;
            if(!v connected input[4])
(v reserved output[v req[4]])v arbit=0
```

```
grant4.write(1);
set grant
                v select.range(14,12)
= v req[4];
v connected input[4]=1; // input 4 is
v reserved output[v req[4]]=1; //
if(req4.read()[5]){v connected input[4
]=0;v reserved output[v req[4]]=0;} //
if it is tail flit, reset connection
    aselect.write(v select);
```