# Final Project Report: SystemC Based NoC (Network-on-Chip) Modelling Course Project

# COE838 – System-on-Chip Design


# **Apurva Patel - 500876938**

Abstract--The COE 838 course project focuses on the design/modelling and simulation of a Network-on-Chip (NoC) system using SystemC/C++. This project aims to provide hands-on experience in designing and analysing NoC systems based on the knowledge gained from the previous labs. The initial phase involves understanding the fundamentals of NoC simulation by working with a simple 1×2 mesh NoC design provided, however, the final objective of this project is to develop and design a 4x4 mesh interconnection architecture. The final project report shows the design, approach, theoretical explanations of important components and modules such as the source, sink, and router along with their functionalities and interactions inside the NoC architecture, and the procedures used to execute the project. Along with the theoretical explanations, to support the implementation of this project, the packet routing algorithms, arbitration techniques, and FIFO buffer descriptions are provided in this report. After the analysis, designing and testing a conclusion is drawn from this project. This project is a good exercise to strengthen the basics for further exploration and research in the field of Systems-on-Chip design and network architectures.

# Introduction


In this project, we explore the complexity of Network-on-Chip (NoC) designs, by utilising

SystemC for design implementation and testing. demand for efficient communication architectures has become significantly important and as the complexity of integrated circuits continues to increase, traditional bus-based communication architectures face challenges in meeting the new requirements of modern applications. In response to this demand, Network-on-Chip (NoC) has emerged as a promising paradigm for on-chip communication, offering scalability, flexibility, and improved performance. Let us begin with understanding what a Network-on-Chip is, it is a communication system/grid that is implemented on a SoC to enable the interconnection of various modules and components within the IC, such as CPU processors, memory units, GPIO's and more. To realise the NoC, different topologies, such as mesh, torus, or hypercube, can be used depending on the requirements of the SoC. There are several factors such as throughput, power consumption, latency, etc. that can decide the use of a specific topology. This is how a NoC implementation looks like:




For this project, we explore NoC theory with a particular focus on mesh topologies, including 1×2 and 4×4 configurations, as mentioned in the project manual. Mesh topologies represent a common interconnection structure used in NoC designs due to their simplicity, scalability, and regularity. In a mesh topology, processing elements (PEs) or IP cores are arranged in a grid-like fashion, with each core connected to its

neighbouring cores via communication links or channels. The simplicity of mesh topologies makes them well-suited for both homogeneous and heterogeneous SoC designs. A 1×2 mesh topology consists of two processing elements (PEs) arranged linearly, forming a basic communication path. This minimal configuration a foundational understanding provides mesh-based NoC architectures, encompassing the elements of routers. PEs. essential and communication links. By modelling and simulating the 1×2 mesh topology, we will gain insights into packet routing, latency, throughput within a simple NoC environment. This is how a 1x2 mesh topology looks like:



Additionally, various different communication patterns will be discussed, to evaluate the performance and efficiency of the developed NoC design. Furthermore, we will learn about packet structure, routing algorithms, and flow control techniques along with modelling and simulating source, sink, and router modules, and their interactions within the NoC framework.

The below snippet depicts how the the 4x4 Mesh NoC works:



#### **THEORY**

project, we're building components for a Network-on-Chip (NoC) system that will be part of a larger System-on-Chip These components include routers, sources, and sinks. Inside each router, there are smaller parts like arbiters, FIFOs, and crossbars that handle routing and switching. We break down the simulator into modules to represent each part and function of the NoC design. This modular approach focuses on key elements such as packet structure, source and sink modules, and the router module. In the 4x4 mesh, the source and sink modules are essential for data communication. The source module now allows users to choose source and destination dynamically, empowering them to control traffic flow. Meanwhile, the sink module has been refined to receive and acknowledge packets sent across the network. These enhancements enable the system to handle increased traffic and diverse data patterns effectively. Along with the source and sink, routers are the core elements of the NoC, which require significant enhancements to accommodate the additional connections in the 4x4 mesh. This includes enlarging internal routing tables and refining data streaming logic from various directions. These adjustments improve router efficiency, ensuring optimal performance and avoiding congestion. The modular design, incorporating sub-modules like packet buffering and arbitration, streamlines the enhancement process. Let's discuss these components in the context of developing a 4x4 mesh NoC:

Mesh Topology: In a mesh topology, nodes are arranged in a grid-like fashion, where each node is connected to its adjacent nodes. This arrangement forms a network on which data can be routed from one node to another. The grid structure provides a predictable and scalable architecture for communication within system. the topologies are commonly used in many systems computer networks including and on-chip interconnects due to their simplicity efficiency.

**Communication Patterns**: There are two types of transmission patterns.

- Uniform Patterns: In uniform communication patterns, data is transmitted between nodes randomly, without any specific pattern or order. This can simulate a scenario where any node

- can communicate with any other node in the network.
- Neighbouring Patterns: Neighbouring communication patterns involve data transmission between adjacent nodes in the grid. This pattern is more structured and often represents communication patterns that are common in many applications.

#### **Performance Metrics:**

- **Throughput**: Throughput refers to the amount of data transferred successfully between nodes in a given time period. Higher throughput indicates better performance.
- Latency: Latency is the time it takes for a packet to travel from its source node to its destination node. Lower latency is desirable as it means faster communication.
- Energy Consumption: This metric measures the amount of energy consumed by the NoC during operation. Efficient designs aim to minimise energy consumption.
- **Area Overhead**: Area overhead refers to the additional hardware resources required to implement the NoC. Lower area overhead is preferable as it reduces costs and complexity.

**Arbiter**: An arbiter is a component responsible for resolving conflicting requests for a shared resource. Arbiters manage access to shared communication resources such as routers or channels. Arbiter designs vary based on factors like fairness, latency, and complexity. Common approaches include round-robin scheduling, priority-based arbitration, and fairness algorithms.

**Buffer FIFO**: FIFO (First-In-First-Out) buffers are used to temporarily store data packets in a sequential manner. In NoCs, FIFO buffers are often used within routers or switches to queue incoming packets until they can be forwarded to their next hop. Buffer management strategies play a crucial role in maintaining efficient data flow and avoiding congestion within the network.

Crossbar: A crossbar switch is a hardware component that allows multiple inputs to be connected to multiple outputs in a non-blocking manner. In NoCs, crossbars are commonly used within routers to enable simultaneous communication between multiple nodes.


Crossbars facilitate efficient data routing by providing multiple paths for packets to traverse through the network.

Packet Structure and Communication: The NoC simulator's core modules enable communication between components through computational ports and handle tasks concurrently. Packet structure defines how data moves within the NoC, with headers guiding data routing. This structure is defined in SystemC code, specifying parameters like addresses, packet size, and clock synchronisation.

**Source Module**: The source module generates packets based on a predefined communication pattern. It handles packet generation, acknowledgment reception, and clock synchronisation to initiate data transmission within the NoC. Similarly, the sink module records incoming packets and sends confirmation signals back to the router.

Router Module: The router module acts as the central nervous system of the NoC, managing packet movement between networked components. It includes smaller routing units like arbiters, crossbars, and FIFO caches to allocate and ensure fast connectivity. resources Understanding concepts like arbitration, routing methods, and component connections is crucial for efficient NoC modelling and simulation.

By exploring the workings of these NoC components, we gain insights into designing efficient on-chip communication systems. Here is a flow chart depicting a summary of the theory and introduction of this project:



#### METHODOLOGY

Expanding the Network-on-Chip (NoC) design from a 1x2 to a 4x4 mesh topology requires a strategic approach to ensure smooth transition and improved network performance. The process begins with adapting the design to accommodate the larger scale, involving a thorough redesign to incorporate more routers, source, and sink modules, and ensuring their connectivity suits the expanded architecture.

After the design adaptation, the focus shifts to enhancing modules, particularly the arbiter module, with advanced routing logic to handle the increased routing decisions in the 4x4 mesh. Simultaneously, upgrades are made to the source and sink modules to manage higher data throughput effectively.

The implementation phase employs SystemC to model and simulate the enhanced NoC design, translating theoretical modifications into a practical framework. This step is crucial for verifying the design's functionality and preparing for thorough testing and analysis.


Detailed simulations are conducted to assess the 4x4 mesh NoC's performance under various scenarios, particularly in managing increased

data flow and identifying potential congestion points. These simulations aim to gain a comprehensive understanding of the network's behavior under different conditions and pinpoint areas for further optimization.

Through this structured methodology, including design adaptation, module enhancement, SystemC implementation, and detailed simulations, the goal is to navigate the complexities of scaling the NoC meticulously. The objective is to ensure that the transition to a 4x4 mesh topology enhances the network's performance, preparing it for future challenges and advancements in NoC technology.

# PROCEDURE

> Open a terminal directing to the source code and run a make clean:and make



> Run the "./noc.x" command to execute the compiled executable file which will run the NoC simulation. The Sink and Source are user input enabled so the user can select the Source and Destination between 0 and 15.

```
Mate Terminal

File Edit View Search Terminal Help

cmp30:/home/student2/a325pate/COE 838/NOC Project/src> ./noc.x

SystemC 2.3.0-ASI --- Sep 10 2012 16:44:06
Copyright (c) 1996-2012 by all Contributors,
ALL RIGHTS RESERVED

Enter source ID from 0 to 15: 6
Enter Destination from 0 to 15: 10

4X4 mesh NOC simulator containing 2 5x5 Wormhole router

This is the simulation of a 4x4 Wormhole router.
We assume the router has 5 input/output ports, with 4 buffers per input port and each flit has 21 bits width
Press "Return" key to start the simulation...

WARNING: Default time step is used for VCD tracing.
Trace Warning:
Trace dobjects found with name containing [], which may be interpreted by the waveform viewer in unexpected ways.
So the [] is automatically replaced by ().

New Pkt: 1001 is sent by source: 6 to Destination: 10
New Pkt: 1001 is received from source: 6 by sink: 10
```

```
New Pkt: 1001 is sent by source: 6 to Destination: 10

New Pkt: 1002 is sent by source: 6 to Destination: 10

New Pkt: 1002 is received from source: 6 by sink: 10

New Pkt: 1002 is received from source: 6 by sink: 10

New Pkt: 1003 is sent by source: 6 to Destination: 10

New Pkt: 1003 is received from source: 6 by sink: 10

New Pkt: 1004 is sent by source: 6 to Destination: 10

New Pkt: 1005 is sent by source: 6 to Destination: 10

New Pkt: 1005 is received from source: 6 by sink: 10

New Pkt: 1005 is received from source: 6 by sink: 10

New Pkt: 1006 is received from source: 6 by sink: 10

New Pkt: 1006 is received from source: 6 by sink: 10

New Pkt: 1007 is received from source: 6 by sink: 10

New Pkt: 1007 is received from source: 6 by sink: 10

New Pkt: 1008 is sent by source: 6 to Destination: 10

New Pkt: 1009 is received from source: 6 by sink: 10

New Pkt: 1009 is received from source: 6 by sink: 10

New Pkt: 1009 is received from source: 6 by sink: 10


New Pkt: 1009 is received from source: 6 by sink: 10

New Pkt: 1009 is received from source: 6 by sink: 10


New Pkt: 1009 is received from source: 6 by sink: 10


New Pkt: 1009 is received from source: 6 by sink: 10

New Pkt: 1009 is received from source: 6 by sink: 10
```




> To analyse the entire process and generate a trace file waveform run: gtkwave graph.vcd






> Overall, these are the files required to execute this project successfully.:



#### OBSERVATION



As you can see the Sink number 10 is selected and Source is 6. The data packets with the source and destination address are generated by the Source and transmitted through the routers, the packets travel forward based on the destination address. If the receiving router has the matching destination address, it will send

back an acknowledgement to the source, marking the end of a transaction. There is a slight delay when the packet is received by the sink, this is due to propagation and routing/switching delays which are caused when the packet switches from one router to the other. Each router is responsible to make sure it is forwarding the packets through the most efficient path.

#### CONCLUSION

Overall, the project gave a hands-on experience in understanding and developing an Network-On-Chip simulator. The project's complexity was reduced as the 1x2 Mesh topology simulator was provided for reference and understanding purposes, and the 4x4 Mesh NoC simulator was developed based on the provided design.

#### REFERENCES

- [1] Khan, Dr. Gul. (n.d.). Course Project: SystemC based NoC (Network-on-Chip) Modeling. COE838: Systems-On-Chip Design.https://courses.torontomu.ca/d2l/le/content/835859/viewContent/5453613/View
- [2] Khan, Dr. Gul. (n.d.). Course Notes: Systems-On-Chip Design Lecture Notes. COE838:Systems-On-Chip Design.https://www.ee.torontomu.ca/~courses /coe838/lecture-notes.html

#### **A**PPENDIX

# > arbiter.cpp:

//arbiter.cpp

```
#undef SC_INCLUDE_FX

#include "packet.h"

#include "arbiter.h"

void arbiter :: func()
{
    sc_uint<1> v_connected_input[5];

//set when input is connected to an output
    sc_uint<1> v_reserved_output[6];

//set when output is reserved by a
```

```
sc uint<3> v req[5];
    sc uint<4> v id;
    sc uint<15> v select;
i=0;i<5;i++) {v connected input[i]=0;v
reserved output[i]=0;v req[i]=0;}
    v free = 31; // '11111'
    v = 0;
        wait();
        grant0.write(0);
        grant1.write(0);
        grant2.write(0);
        grant3.write(0);
        grant4.write(0);
        if (!free out1.read()) {v free
= v free | 2 ; }
        if (!free out2.read()) {v free
= v free | 4 ; }
= v free | 8 ; }
        if (!free out4.read()) {v free
= v free | 16;}
        v id = arbiter id.read();
```

```
if (!req0.read()[4]) //if FIFO
req0.read()[0]) v req[0]=3; // go to
req0.read()[0])v req[0]=5; //go to
req0.read()[1])v req[0]=4; // go to
                        if(v id[1] >
req0.read()[1])v req[0]=2; //go to
v req[0]=1; // that is the destination
            switch (v req[0]) {
  1; break;
                case 4: v arbit=v free
                case 5: v arbit=v free
            if(!v connected input[0])
```

```
(v reserved output[v req[0]])v arbit=0
               grant0.write(1);
               v = (2,0) =
v req[0];
(~v arbit);
v connected input[0]=1; // input 0 is
v reserved output[v req[0]]=1; //
               if(req0.read()[5]){
v connected input[0]=0;v reserved outp
ut[v req[0]]=0;} // if it is tail
       if (!req1.read()[4]) //if
header
req1.read()[0]) v req[1]=3; // go to
req1.read()[0])v req[1]=5; //go to
west
```

```
if(v_id[1] <
req1.read()[1])v req[1]=4; // go to
req1.read()[1])v req[1]=2; //go to
v req[1]=1; // that is the destination
            switch (v req[1]) {
                case 1: v arbit=v free
  1; break;
                case 5: v arbit=v free
  16; break;
            if(!v connected input[1])
(v reserved output[v req[1]])v arbit=0
                grant1.write(1);
                v select.range(5,3) =
v req[1];
                v free = v free &
(~v arbit);
```

```
v connected input[1]=1; // input 1 is
v reserved output[v req[1]]=1; //
if(req1.read()[5]){v connected input[1
]=0;v reserved output[v req[1]]=0;} //
and reservation
        if (!req2.read()[4]) //if
buffer is not empty
//if(!v connected input[2]) // if
req2.read()[0]) v req[2]=3; // go to
req2.read()[0])v req[2]=5; //go to
req2.read()[1])v req[2]=4; // go to
                        if(v id[1] >
req2.read()[1])v req[2]=2; //go to
north
v req[2]=1; // that is the destination
            switch (v req[2]) {
   1; break;
```

```
west
                                         south
               case 5: v arbit=v free
  16; break;
           if(!v connected input[2])
                                         north
(v reserved output[v req[2]])v_arbit=0
               grant2.write(1);
               v = (8, 6) =
v req[2];
(~v arbit);
v connected input[2]=1; // input 1 is
v reserved output[v req[2]]=1; //
       if (!req3.read()[4]) //if
req3.read()[0]) v req[3]=3; // go to
                                         set grant
                                         v req[3];
```

```
req3.read()[0])v req[3]=5; //go to
req3.read()[1])v req[3]=4; // go to
req3.read()[1])v req[3]=2; //go to
v req[3]=1; // that is the destination
            switch (v req[3]) {
  1; break;
                case 5: v arbit=v free
   16; break;
            if(!v connected input[3])
(v reserved output[v req[3]])v arbit=0
                grant3.write(1);
                v select.range(11,9) =
```

```
(~v arbit); // inactive the related
v connected input[3]=1; // input 3 is
v reserved output[v req[3]]=1; //
if(req3.read()[5]){v connected input[3
]=0;v reserved output[v req[3]]=0;} //
       if (!req4.read()[4]) //if
req4.read()[0]) v req[4]=3; // go to
req4.read()[0])v req[4]=5; //go to
                    if(v id[1] <
req4.read()[1])v req[4]=4; // go to
                        if(v id[1] >
req4.read()[1])v req[4]=2; //go to
v req[4]=1; // that is the destination
            switch (v req[4]) {
  1; break;
```

```
case 5: v arbit=v free
  16; break;
            if(!v connected input[4])
(v reserved output[v req[4]])v arbit=0
                grant4.write(1);
set grant
                v select.range(14,12)
= v req[4];
(~v arbit);
v connected input[4]=1; // input 4 is
v reserved output[v req[4]]=1; //
if(req4.read()[5]){v connected input[4
]=0;v reserved output[v req[4]]=0;} //
and reservation
    aselect.write(v select);
```

```
> arbiter.h:
```

```
#include "systemc.h"
SC MODULE(arbiter) {
   sc in<sc uint<7> > req0;
   sc in<sc uint<7> > req1;
   sc in<sc uint<7> > req2;
   sc in<sc uint<7> > req3;
   sc in<sc uint<7> > req4;
   sc in<bool > free out0;
   sc in<bool > free out1;
   sc in<bool > free out2;
   sc in<bool > free out3;
   sc in<bool > free out4;
   sc out<sc uint<15> > aselect;
   sc out<sc uint<1> > grant1;
   sc in<bool> aclk;
   void func();
   SC CTOR(arbiter)
    SC THREAD(func);
     sensitive << aclk.neg();</pre>
```

#### > main.cpp:

```
// main.cpp
#include "systemc.h"
#include <iostream>
#include <stdlib.h>
#include <stdio.h>
#include "packet.h"
```

```
#include "source.h"
#include "sink.h"
#include "router.h"
int sc main(int argc, char *argv[])
    sc signal<packet> si source[4];
   sc signal<packet> si input[16];
    sc signal<packet> si zero[16];
    sc signal<packet> si sink[4];
    sc signal<packet> si output[16];
    sc signal<bool>
si ack src[4],si ack ou[16];
    sc signal<bool>
si ack sink[4],si ack in[16];
    sc signal<bool> si ack zero[16];
    sc signal<sc uint<4> >
siid0, siid1, siid2, siid3;
    sc signal<sc uint<4> >
scid0,scid1, scid2, scid3;
    sc signal<sc uint<4> > id0,id1,
id2, id3;
    sc signal<int> scinput;
   sc signal<sc uint<4> >
check, check2, check3, check4;
    sc signal <packet> sioutput[4];
    int i,j;
SC NS, 0.5, 0.0, SC NS); // source
SC NS, 0.5, 10.0, SC NS); // router
    sc clock d clock ("D CLOCK", 5,
SC NS, 0.5, 10.0, SC NS);
connected by hooking up ports
```

```
source source0("source0");
    source0(si source[0], scid0,
scinput, check);
    source source1("source1");
si ack src[1], s clock,
scinput,check);
    source source2("source2");
scinput, check);
    source3(si source[3], scid3,
si ack src[3], s clock,
scinput, check);
    router router0("router0");
    router0.in0(si source[0]);
    router0.in1(si output[2]);
   router0.in2(si output[4]);
    router0.in4(si zero[1]);
    router0.router id(id0);
    router0.out0(si sink[0]);
    router0.out2(si output[0]);
    router0.out3(si output[1]);
    router0.out1(si zero[2]);
    router0.out4(si zero[3]);
    router0.inack0(si ack sink[0]);
    router0.inack3(si ack zero[0]);
```

```
router0.outack0(si ack src[0]);
router0.outack2(si ack in[0]);
router0.outack1(si ack zero[2]);
router0.outack4(si ack zero[3]);
router router1("router1");
router1.in0(si source[1]);
router1.in1(si output[0]);
router1.in2(si output[6]);
router1.in4(si zero[5]);
router1.router id(id1);
router1.out0(si sink[1]);
router1.out4(si output[2]);
router1.out3(si output[3]);
router1.out2(si zero[7]);
router1.inack0(si ack sink[1]);
router1.inack2(si ack in[6]);
router1.inack3(si ack zero[4]);
router1.inack4(si ack zero[5]);
router1.outack0(si ack src[1]);
router1.outack3(si ack in[3]);
router1.outack2(si ack zero[6]);
router1.outack1(si ack zero[7]);
router1.rclk(r clock);
```

```
router3.out0(si sink[3]);
router2.in0(si source[2]);
                                          router3.out1(si output[6]);
router2.in1(si output[1]);
                                          router3.out4(si output[7]);
router2.in2(si output[7]);
router2.in3(si zero[8]);
                                          router3.out3(si zero[15]);
router2.in4(si zero[9]);
                                          router3.inack0(si ack sink[3]);
router2.router id(id2);
                                          router3.inack1(si ack in[3]);
                                          router3.inack2(si ack in[5]);
router2.out0(si sink[2]);
                                          router3.inack3(si ack zero[12]);
router2.out1(si output[4]);
router2.out2(si output[5]);
router2.out3(si zero[10]);
                                          router3.outack0(si ack src[3]);
                                          router3.outack4(si ack in[7]);
router2.inack0(si ack sink[2]);
                                          router3.outack2(si ack zero[14]);
                                          router3.outack3(si ack zero[15]);
router2.inack2(si ack in[7]);
router2.inack4(si ack zero[9]);
router2.outack0(si ack src[2]);
                                          sink sink0("sink0");
router2.outack1(si ack in[4]);
                                          sink0(si sink[0], si ack sink[0],
                                      siid0, d clock, sioutput[0]);
router2.outack3(si ack zero[10]);
                                          sink sink1("sink1");
                                      siid1, d clock, sioutput[1]);
router router3("router3");
                                          sink sink2("sink2");
                                          sink2(si sink[2], si ack sink[2],
                                      siid2, d clock, sioutput[2]);
router3.in0(si source[3]);
router3.in1(si output[3]);
router3.in2(si output[5]);
router3.in3(si zero[12]);
                                          sink sink3("sink3");
router3.in4(si zero[13]);
                                          sink3(si sink[3], si ack sink[3],
                                      siid3, d clock, sioutput[3]);
router3.router id(id3);
```

```
scid0.write(0);
                                                scid1.write(1);
    sc trace file *tf =
                                                scid2.write(2);
                                                scid3.write(3);
sc create vcd trace file("graph");
                                                siid0.write(0);
   sc trace(tf, r clock, "r clock");
                                                siid2.write(2);
                                                siid3.write(3);
'si source[0]");
   sc trace(tf, si source[1],
'si source[1]");
                                                cout << endl;</pre>
si source[2]");
    sc trace(tf, si source[3],
'si source[3]");
                                             ---" << endl;
                                                cout << endl << " 2X2 mesh NOC</pre>
                                            simulator containing 2 5x5 Wormhole
   sc trace(tf, si sink[0],
                                            router " << endl;</pre>
   sc trace(tf, si sink[1],
    sc trace(tf, si sink[2],
                                            ----" << endl;
                                                cout << "This is the simulation of</pre>
   sc trace(tf, si sink[3],
                                            a 2x2 Wormhole router. " << endl;</pre>
                                                cout << "We assume the router has</pre>
                                            5 input/output ports, with 4 buffers
                                            per input port " << endl;</pre>
   cout<< "Enter source ID from 0 to</pre>
                                            width " << endl;
   cin >> i;
   cout<<"Enter Destination from 0 to</pre>
                                            start the simulation..." << endl <<
                                            endl;
   scinput.write(j);
                                                getchar();
                                                sc start(10*125+124,SC NS); //
   id0.write(0);
   id1.write(1);
   id2.write(2);
   id3.write(3);
                                                sc close vcd trace file(tf);
   check.write(i);
```

```
---" << endl;
    cout << "End of switch</pre>
operation..." << endl;
packets sent: " << source0.pkt snt<<</pre>
    if(j==0)cout << "Total number of</pre>
sink0.pkt recv<< endl;//need codes to</pre>
   if(i==1) cout << "Total number</pre>
source1.pkt snt<< endl;//need codes to</pre>
    if(j==1)cout << "Total number of</pre>
sink1.pkt recv<< endl;//need codes to</pre>
source2.pkt snt<< endl;//need codes to</pre>
    if(j==2)cout << "Total number of</pre>
packets received: " <<
sink2.pkt recv<< endl;//need codes to</pre>
source3.pkt snt<< endl;//need codes to</pre>
    if(j==3)cout << "Total number of</pre>
packets received: " <<
sink3.pkt recv<< endl;//need codes to</pre>
 ---" << endl;
endl;
    getchar();
```

# > source.cpp:

```
#include "source.h"
void source:: func()
   packet v packet out;
   v packet out.data=1000; // e.g.
   v packet out.pkt clk = '0'; // an
   while(true)
        wait();
        if(!ach in.read())
            if(ch k.read() ==
source id.read()){
           v packet out.data =
v packet out.data + 1 ; // made a
            v packet out.id =
source id.read();
            v packet out.dest=
d est.read();
            if(v packet out.id ==
v_packet_out.dest) goto exclode; //
prevent from reciving flits by itself
            v packet out.pkt clk=
~v packet out.pkt clk ; // add an
           v packet out.h t=false;
            pkt snt++;
if((pkt_snt%5)==0)v_packet_out.h_t=tru
```

#### > source.h:

# > sink.cpp:

```
// sink.cpp
#include "sink.h"
void sink::receive_data(){

   packet v_packet;
   if ( sclk.event() )
ack_out.write(false);
   if (packet_in.event() ) {
      pkt_recv++;
      ack_out.write(true);
      v_packet= packet_in.read();
      cout << " New Pkt:
" << (int)v_packet.data<< " is
received from source: " << (int)v_packet.id << " by sink: " << (int)sink_id.read() << endl;
}
</pre>
```

#### >sink.h:

# > router.cpp:

```
void router :: func()
 int sim count;
 sim count = 0;
 while( sim count++ < SIM NUM )
      wait();
(in0.event()) {pkt sent++;}//cout << "</pre>
(in1.event()) {pkt sent++;} //cout << "
(in2.event()) {pkt sent++;} //cout << "
(in3.event()) {pkt sent++;}//cout << "
(in4.event()) {pkt sent++;} //cout << "
```

#### > router.h:

```
#include "packet.h"
#include "buf fifo.h"
#include "crossbar.h"
#include "arbiter.h"
SC MODULE(router) {
    sc in<packet> in0;
    sc in<packet> in1;
   sc in<packet> in2;
   sc in<packet> in3;
   sc in<packet> in4;
    sc out<packet> out0;
    sc out<packet> out1;
    sc out<packet> out2;
    sc out<packet> out3;
    sc out<packet> out4;
    sc in<bool> inack3;
    sc out<bool> outack1;
    sc out<bool> outack3;
    sc out<bool> outack4;
```

```
buf fifo* buf0;
                                                 buf1 = new buf fifo ("buf1");
                                                 buf1->wr(in1);
   buf fifo* buf2;
                                                 buf1->re(re s 1);
   buf fifo* buf3;
                                                 buf1->ack(outack1);
                                                 buf1->req(req s 1);
                                                 buf1->grant(gr s 1);
   arbiter* arbiter0;
                                                 buf1->bclk(rclk);
   crossbar* crossbar0;
                                                 buf2 = new buf fifo ("buf2");
   sc signal<sc uint<7> > req s 0;
                                                 buf2->wr(in2);
   sc signal<sc uint<7> > req s 1;
                                                 buf2->re(re s 2);
   sc signal<sc uint<7> > req s 2;
                                                 buf2->ack(outack2);
   sc signal<sc uint<7> > req s 3;
                                                 buf2->req(req s 2);
   sc signal<sc uint<7> > req s 4;
                                                 buf2->grant(gr s 2);
                                                 buf2->bclk(rclk);
   sc signal<sc uint<4> > free s;
   sc signal<sc uint<15> >
                                                 buf3 = new buf fifo ("buf3");
select s;
                                                 buf3->wr(in3);
                                                 buf3->re(re s 3);
   sc signal<sc uint<1> > gr s 0;
                                                 buf3->ack(outack3);
   sc signal<sc uint<1> > gr s 1;
                                                 buf3->req(req s 3);
   sc signal<sc uint<1> > gr s 2;
                                                 buf3->grant(gr s 3);
   sc signal<sc uint<1> > gr s 3;
                                                 buf3->bclk(rclk);
   sc signal<sc uint<1> > gr s 4;
                                                 buf4 = new buf fifo ("buf4");
                                                 buf4->wr(in4);
   sc signal<packet> re s 0;
   sc signal<packet> re s 1;
                                                 buf4->re(re s 4);
                                                 buf4->ack(outack4);
   sc signal<packet> re s 2;
   sc signal<packet> re s 3;
                                                 buf4->req(req s 4);
   sc_signal<packet> re_s_4;
                                                 buf4->grant(gr s 4);
                                                 buf4->bclk(rclk);
   void func();
                                                 arbiter0 = new arbiter
   int pkt sent;
                                         ("arbiter0");
   SC CTOR(router)
       buf0 = new buf fifo ("buf0");
                                         arbiter0->arbiter id(router id);
       buf0->wr(in0);
                                                 arbiter0->free out0(inack0);
       buf0->re(re s 0);
                                                 arbiter0->free out1(inack1);
       buf0->ack(outack0);
       buf0->req(req s 0);
                                                 arbiter0->free out2(inack2);
       buf0->grant(gr s 0);
                                                 arbiter0->free out3(inack3);
       buf0->bclk(rclk);
                                                 arbiter0->free out4(inack4);
```

```
arbiter0->req0(req s 0);
       arbiter0->req1(req s 1);
       arbiter0->req2(req s 2);
       arbiter0->req3(req s 3);
       arbiter0->req4(req s 4);
       arbiter0->grant0(gr s 0);
       arbiter0->grant1(gr s 1);
       arbiter0->grant2(gr s 2);
       arbiter0->grant3(gr s 3);
       arbiter0->grant4(gr s 4);
       arbiter0->aclk(rclk);
       crossbar0 = new crossbar
("crossbar0");
       crossbar0->i0(re s 0);
       crossbar0->i1(re s 1);
       crossbar0->i3(re s 3);
       crossbar0->i4(re s 4);
       crossbar0->o0(out0);
       crossbar0->o1(out1);
       crossbar0->o2(out2);
       crossbar0->o3(out3);
       crossbar0->o4(out4);
       crossbar0->config(select s);
       SC THREAD(func);
       sensitive << in0 << in1 << in2
<< in3 << in4;
       pkt sent = 0;
```

#### > packet.h:

```
// packet.h file
```

```
#ifndef PACKET
#define PACKET
#include "systemc.h"
struct packet {
       sc uint<11> data;
packet source ID
       sc uint<4> dest;
packet destination ID
       sc uint<1> pkt clk;
for changing the new packet condition
       sc uint<1> h t;
header or tail flit("1" represents
packet& rhs) const
        return (rhs.data == data &&
rhs.id == id && rhs.dest == dest &&
rhs.pkt clk == pkt clk && rhs.h t ==
h t);
};
inline
ostream&
operator << ( ostream& os, const
packet& a )
not implemented";
inline
void
#if defined(SC API VERSION STRING)
packet& a, const std::string& name )
#else
    sc trace( sc trace file* tf, const
packet& a, const sc string& name )
```

```
{
    sc_trace( tf, a.data, name + ".data"
);
    sc_trace( tf, a.id, name + ".id" );
    sc_trace( tf, a.dest, name + ".dest"
);
    sc_trace( tf, a.pkt_clk, name +
".pkt_clk" );
    sc_trace( tf, a.h_t, name + ".h_t"
);
}
#endif
```

# > crossbar.cpp:

```
#include "packet.h"
#include "crossbar.h"
void crossbar :: func()
   packet v cross0;
   packet v cross1;
   packet v cross2;
   packet v cross3;
   packet v cross4;
   sc uint<15> v config;
        wait();
       v config = config.read();
       if (i0.event())
           v cross0 = i0.read();
            switch (v config(2,0)) {
                case 1:
o0.write(v cross0); break;
o1.write(v cross0); break;
```

```
o2.write(v cross0); break;
o3.write(v cross0); break;
o4.write(v cross0); break;
                default: cout <<</pre>
g destination " <<endl ;break ;
        if (i1.event())
            v cross1 = i1.read();
            switch (v config(5,3)) {
o0.write(v cross1); break;
o1.write(v cross1); break;
o2.write(v cross1); break;
o3.write(v cross1); break;
o4.write(v cross1); break;
                default: cout <<</pre>
rong destination " <<endl; break;</pre>
        if (i2.event())
            v cross2 = i2.read();
            switch (v config(8,6)) {
o0.write(v cross2); break;
                case 2:
o1.write(v_cross2); break;
o2.write(v cross2); break;
o3.write(v cross2); break;
o4.write(v cross2); break;
```

```
if (i3.event())
           v cross3 = i3.read();
           switch (v config(11,9)) {
o3.write(v cross3); break;
       if (i4.event())
           v cross4 = i4.read();
           switch (v config(14,12)) {
               case 3:
o2.write(v cross4); break;
               case 5:
o4.write(v cross4); break;
```

```
}
```

#### > crossbar.h:

```
#include "packet.h"
SC MODULE(crossbar) {
   sc in<packet> i0;
   sc in<packet> i1;
   sc in<packet> i2;
   sc in<packet> i3;
   sc in<packet> i4;
   sc out<packet> o0;
   sc out<packet> o1;
   sc_out<packet> o2; //error here
   sc out<packet> o3; // error here
   sc_out<packet> o4;
   sc in<sc uint<15> > config;
   void func();
   SC CTOR(crossbar)
       SC THREAD(func);
       sensitive << i0;
       sensitive << i1;
       sensitive << i2;
       sensitive << i3;
      sensitive << i4;
};
```

# > buf FIFO.cpp:

```
// buf_fifo.cpp

#include "buf_fifo.h"

    void fifo::packet_in(const packet&
data_packet)
    {
       registers[reg_num++] =
data_packet;
       empty = false;
```

```
if (reg_num == 4) full = true;
   packet fifo::packet out()
       reg num--;
       packet temp;
       temp = registers[0];
       if (reg num == 0) empty =
       registers[0] = registers[1];
       registers[1] = registers[2];
       registers[2] = registers[3];
      full = false;
     return(temp);
   fifo q0;  // define a FIFO
   q0.reg num = 0;
   q0.full = false;
   q0.empty = true;
   packet b temp;
req.write((q0.registers[0].h t,q0.empt
y, q0.registers[0].dest));// this
       wait();
       if (wr.event())
           q0.packet in(wr.read());
```

# > buf\_FIFO.h:

```
public:

packet registers[4];
bool full;
bool empty;
int reg_num;

// constructor

fifo()
{
   full = false;
   empty = true;
   reg_num = 0;
};

   // methods

   void packet_in(const packet&
data_packet);
   packet packet_out();
};
```

>