

IMX6 definitive GPIO guide

From KoanSoftware Wiki

Contents

- 1 Mapping names to Numbers
 - 1.1 Hardware Naming Convention
 - 1.2 User manual/register map naming Convention
 - 1.3 Linux Userspace Naming Convention
 - 1.4 Linux Device Tree Naming Convention
 - 1.5 Using Sysfsgpio on Linux
- 2 i.MX6Q GPIO bit/bank to Pad name Table
 - 2.1 GPIO read and write

Mapping names to Numbers

GPIOs on the i.MX6 linux system are confusing, at best.

There are several naming conventions at play.

Hardware Naming Convention

- Every ball on the physical i.MX6 chip has a "pad name" by Freescale.
- Each ball has a unique alphanumeric identifier which maps it to a location in the BGA.
- Each pad has a "canonical name". This is the name that is shown on the schematic symbol inside the part, next to the pin and pin number. It has no essential connection to the function's actual signal mapping.
- The schematics assign a "net name" to the functional wire connected to the pad. This attempts to be a description of what the wire is actually used for and doesn't attempt to reconcile against the pad name in any way.

There is a strict 1:1:1 mapping of balls to canonical names to net names. For example:

- Ball C20 <-> Pad SD1_DAT1 <-> Net FPGA_EXP_ON (FPGA expansion power on)
- Ball R6 <-> Pad GPIO_4 <-> Net SD2_CD (SD slot 2 card detect)
- Ball R20 <-> Pad DISP0_DAT13 <-> Net FPGA_RESET_N (FPGA reset, active low)

User manual/register map naming Convention

Unlike hardware names, pad names are re-used, and every pad has up to 8 potential actual functions.

The selection of these signal mappings is controlled by a pad/group register, whose name is derived from the canonical pad name. This is a bit confusing, because for example, a pad named SD1_DAT1 has a pad mux register named IOMUXC_SW_*MUX*_CTL_PAD_SD1_DATA1 (asterisk for emphasis only), and it's responsible for configuring SD1_DATA1, ECSPI5_SS0, PWM3_OUT, GPT_CAPTURE2, and GPIO1_IO17 function multiplexing to the SD1_DAT1 pad.

There's also IOMUXC_SW_*PAD*_CTL_PAD_SD1_DATA1 that's responsible for configuring the physical drive characteristic of the pad, which could, again, be mapped to any of the 5 functions.

Again, you can have up to 8 functions per pad, and importantly, it's not always the case that a pad's default function matches its canonical name.

Almost every pad has a GPIO function, and GPIO functions are internally tracked by a "bank/bit" convention. There are 7 banks of GPIOs with up to 32 bits each, and as is quite typical of hardware naming conventions, the index is 1-based, not 0 based; but the register addresses are all 0-based, requiring you to subtract 1 from the name.

Linux Userspace Naming Convention

- Almost every pad has, as one of its 8 possible functions, a GPIO role.
- Linux uses a single integer to enumerate all pads, therefore Freescale's bank/bit notation for GPIOs must be mapped.
- The bank/bit to Linux userspace formula is:

```
linux gpio number = (gpio_bank - 1) * 32 + gpio_bit
```

So, GPIO1_IO17 maps to $(1 - 1) * 32 + 17 = 17$.

A more complex example is DISP0_DAT13. It maps to GPIO5_IO07, so its userspace number is $(5 - 1) * 32 + 7 = 135$.

Thus, the algorithm to go from a schematic pin to a Linux userspace number is as follows:

1. Find the function on the schematic (e.g. PCIE_PWRON)
2. Trace it to the pad on a CPU. Note the canonical name (e.g. GPIO_17)
3. Look the canonical name up in table 28-4 of the reference manual to resolve the GPIO bit/bank notation (e.g., GPIO_17 = GPIO7_IO12), or search for the pad name in the table on this page (derived from the i.MX6Q Reference Manual Rev 1 4/2013).
4. Apply the translation formula: $(7 - 1) * 32 + 12 = \text{linux userspace gpio204}$

Note in the above example, the "pad name" GPIO_17 had *nothing* to do with the actual GPIO bit/bank notation. So don't let the names fool you. Think of pad names as unique strings with no inherent meaning, and your life will be easier.

Linux Device Tree Naming Convention

There's another place where you might want to call out a GPIO: the device tree.

Novena's device tree entry would be found in arch/arm/boot/dts/imx6q-novena.dts.

When referring to a GPIO in a device tree node, you use the bit/bank mapping scheme. For example, AUD_PWRON (schematic net name) maps to DISP0_DAT23 (i.MX6Q pad name). This maps to GPIO5_IO17 (per lookup in table below), and therefore the device tree entry for this is

```
power-gpio = <&gpio5 17 0>
```

The third field is for gpio polarity (0 = active high, 1 = active low). In the context of an interrupt, the third field specifies the polarity of the edge trigger, see Documentation/devicetree/bindings/gpio/fsl-imx-gpio.txt

Sometimes you have to "hog" a pin in the device tree. To do that, look for the node iomuxc, in the pinctrl_hog:hoggrp. Here, you have to use a series of names and numbers that you look up in the pin control file.

Easiest way I've found is to start by searching the bank/bit name in the file, whose name is "imx6q-pinfuc.h". Note the format for the name is "GPIO_n_IOnm" (I always forget the IO before the bit name).

Searching the canonical pad name is confusing because the pad name is re-used up to 8 times, and it doesn't sufficiently disambiguate the function.

```
MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x80000000
```

According to Documentation/devicetree/bindings/pinctrl/fsl,imx6q-pinctrl.txt that number to the right of the hog spec can be used to set up things like pull-ups, pull-downs, keepers, drive strength, etc. The value 0x80000000 is special and means "I don't know and don't change from the default". Otherwise, it's set according to the following chart (basically the bitfields of the IOMUXC lower 17 bits):

| | |
|-----------------------|-----------|
| PAD_CTL_HYS | (1 << 16) |
| PAD_CTL_PUS_100K_DOWN | (0 << 14) |
| PAD_CTL_PUS_47K_UP | (1 << 14) |
| PAD_CTL_PUS_100K_UP | (2 << 14) |
| PAD_CTL_PUS_22K_UP | (3 << 14) |
| PAD_CTL_PUE | (1 << 13) |
| PAD_CTL_PKE | (1 << 12) |
| PAD_CTL_ODE | (1 << 11) |
| PAD_CTL_SPEED_LOW | (1 << 6) |
| PAD_CTL_SPEED_MED | (2 << 6) |
| PAD_CTL_SPEED_HIGH | (3 << 6) |
| PAD_CTL_DSE_DISABLE | (0 << 3) |
| PAD_CTL_DSE_240ohm | (1 << 3) |
| PAD_CTL_DSE_120ohm | (2 << 3) |
| PAD_CTL_DSE_80ohm | (3 << 3) |
| PAD_CTL_DSE_60ohm | (4 << 3) |
| PAD_CTL_DSE_48ohm | (5 << 3) |
| PAD_CTL_DSE_40ohm | (6 << 3) |
| PAD_CTL_DSE_34ohm | (7 << 3) |
| PAD_CTL_SRE_FAST | (1 << 0) |
| PAD_CTL_SRE_SLOW | (0 << 0) |

Pro tip: don't use a value of 0, it doesn't work.

Using Sysfsgpio on Linux

As an example, we'll use the controllable 5V power source.

The Device Tree lists it as gpio3,19:

```
gpios = <&gpio3 19 GPIO_ACTIVE_HIGH>
```

To get the Linux GPIO number, use the formula above: (bank - 1 * 32) + pin:

```
(3-1 * 32) + 19 = 83
```

Therefore, the 5v (fan)source is GPIO 83.

Expose the GPIO to userspace:

```
echo 83 > /sys/class/gpio/export
```

Make it an output:

```
echo out > /sys/class/gpio/gpio83/direction
```

And set it high:

```
echo 1 > /sys/class/gpio/gpio83/value
```

i.MX6Q GPIO bit/bank to Pad name Table

This table should *only* be used for the i.MX6Q. If you're mapping a Dual-Lite variant, please refer to the user manual (which you can download from the Freescale website).

```
GPI01_I000 - GPIO_0
GPI01_I001 - GPIO_1
GPI01_I002 - GPIO_2
GPI01_I003 - GPIO_3
GPI01_I004 - GPIO_4
GPI01_I005 - GPIO_5
GPI01_I006 - GPIO_6
GPI01_I007 - GPIO_7
GPI01_I008 - GPIO_8
GPI01_I009 - GPIO_9
GPI01_I010 - SD2_CLK
GPI01_I011 - SD2_CMD
GPI01_I012 - SD2_DAT3
GPI01_I013 - SD2_DAT2
GPI01_I014 - SD2_DAT1
GPI01_I015 - SD2_DAT0
GPI01_I016 - SD1_DAT0
GPI01_I017 - SD1_DAT1
GPI01_I018 - SD1_CMD
GPI01_I019 - SD1_DAT2
GPI01_I020 - SD1_CLK
GPI01_I021 - SD1_DAT3
GPI01_I022 - ENET_MDIO
GPI01_I023 - ENET_REF_CLK
GPI01_I024 - ENET_RX_ER
GPI01_I025 - ENET_CRSDV
GPI01_I026 - ENET_RXD1
GPI01_I027 - ENET_RXD0
GPI01_I028 - ENET_TX_EN
GPI01_I029 - ENET_TXD1
GPI01_I030 - ENET_TXD0
GPI01_I031 - ENET_MDC
GPI02_I000 - NANDF_D0
GPI02_I001 - NANDF_D1
GPI02_I002 - NANDF_D2
GPI02_I003 - NANDF_D3
GPI02_I004 - NANDF_D4
GPI02_I005 - NANDF_D5
GPI02_I006 - NANDF_D6
GPI02_I007 - NANDF_D7
GPI02_I008 - SD4_DAT0
GPI02_I009 - SD4_DAT1
```

GPI02_I010 - SD4_DAT2
GPI02_I011 - SD4_DAT3
GPI02_I012 - SD4_DAT4
GPI02_I013 - SD4_DAT5
GPI02_I014 - SD4_DAT6
GPI02_I015 - SD4_DAT7
GPI02_I016 - EIM_A22
GPI02_I017 - EIM_A21
GPI02_I018 - EIM_A20
GPI02_I019 - EIM_A19
GPI02_I020 - EIM_A18
GPI02_I021 - EIM_A17
GPI02_I022 - EIM_A16
GPI02_I023 - EIM_CS0
GPI02_I024 - EIM_CS1
GPI02_I025 - EIM_OE
GPI02_I026 - EIM_RW
GPI02_I027 - EIM_LBA
GPI02_I028 - EIM_EB0
GPI02_I029 - EIM_EB1
GPI02_I030 - EIM_EB2
GPI02_I031 - EIM_EB3
GPI03_I000 - EIM_DA0
GPI03_I001 - EIM_DA1
GPI03_I002 - EIM_DA2
GPI03_I003 - EIM_DA3
GPI03_I004 - EIM_DA4
GPI03_I005 - EIM_DA5
GPI03_I006 - EIM_DA6
GPI03_I007 - EIM_DA7
GPI03_I008 - EIM_DA8
GPI03_I009 - EIM_DA9
GPI03_I010 - EIM_DA10
GPI03_I011 - EIM_DA11
GPI03_I012 - EIM_DA12
GPI03_I013 - EIM_DA13
GPI03_I014 - EIM_DA14
GPI03_I015 - EIM_DA15
GPI03_I016 - EIM_D16
GPI03_I017 - EIM_D17
GPI03_I018 - EIM_D18
GPI03_I019 - EIM_D19
GPI03_I020 - EIM_D20
GPI03_I021 - EIM_D21
GPI03_I022 - EIM_D22
GPI03_I023 - EIM_D23
GPI03_I024 - EIM_D24
GPI03_I025 - EIM_D25
GPI03_I026 - EIM_D26
GPI03_I027 - EIM_D27
GPI03_I028 - EIM_D28
GPI03_I029 - EIM_D29
GPI03_I030 - EIM_D30
GPI03_I031 - EIM_D31
GPI04_I005 - GPIO_19
GPI04_I006 - KEY_COL0
GPI04_I007 - KEY_ROW0
GPI04_I008 - KEY_COL1
GPI04_I009 - KEY_ROW1
GPI04_I010 - KEY_COL2
GPI04_I011 - KEY_ROW2
GPI04_I012 - KEY_COL3
GPI04_I013 - KEY_ROW3
GPI04_I014 - KEY_COL4
GPI04_I015 - KEY_ROW4
GPI04_I016 - DI0_DISP_CLK
GPI04_I017 - DI0_PIN15
GPI04_I018 - DI0_PIN2
GPI04_I019 - DI0_PIN3
GPI04_I020 - DI0_PIN4
GPI04_I021 - DISP0_DAT0
GPI04_I022 - DISP0_DAT1
GPI04_I023 - DISP0_DAT2
GPI04_I024 - DISP0_DAT3
GPI04_I025 - DISP0_DAT4

GPI04_I026 - DISP0_DAT5
GPI04_I027 - DISP0_DAT6
GPI04_I028 - DISP0_DAT7
GPI04_I029 - DISP0_DAT8
GPI04_I030 - DISP0_DAT9
GPI04_I031 - DISP0_DAT10
GPI05_I000 - EIM_WAIT
GPI05_I002 - EIM_A25
GPI05_I004 - EIM_A24
GPI05_I005 - DISP0_DAT11
GPI05_I006 - DISP0_DAT12
GPI05_I007 - DISP0_DAT13
GPI05_I008 - DISP0_DAT14
GPI05_I009 - DISP0_DAT15
GPI05_I010 - DISP0_DAT16
GPI05_I011 - DISP0_DAT17
GPI05_I012 - DISP0_DAT18
GPI05_I013 - DISP0_DAT19
GPI05_I014 - DISP0_DAT20
GPI05_I015 - DISP0_DAT21
GPI05_I016 - DISP0_DAT22
GPI05_I017 - DISP0_DAT23
GPI05_I018 - CSI0_PIXCLK
GPI05_I019 - CSI0_MCLK
GPI05_I020 - CSI0_DATA_EN
GPI05_I021 - CSI0_VSYNC
GPI05_I022 - CSI0_DAT4
GPI05_I023 - CSI0_DAT5
GPI05_I024 - CSI0_DAT6
GPI05_I025 - CSI0_DAT7
GPI05_I026 - CSI0_DAT8
GPI05_I027 - CSI0_DAT9
GPI05_I028 - CSI0_DAT10
GPI05_I029 - CSI0_DAT11
GPI05_I030 - CSI0_DAT12
GPI05_I031 - CSI0_DAT13
GPI06_I000 - CSI0_DAT14
GPI06_I001 - CSI0_DAT15
GPI06_I002 - CSI0_DAT16
GPI06_I003 - CSI0_DAT17
GPI06_I004 - CSI0_DAT18
GPI06_I005 - CSI0_DAT19
GPI06_I006 - EIM_A23
GPI06_I007 - NANDF_CLE
GPI06_I008 - NANDF_ALE
GPI06_I009 - NANDF_WP_B
GPI06_I010 - NANDF_RB0
GPI06_I011 - NANDF_CS0
GPI06_I014 - NANDF_CS1
GPI06_I015 - NANDF_CS2
GPI06_I016 - NANDF_CS3
GPI06_I017 - SD3_DAT7
GPI06_I018 - SD3_DAT6
GPI06_I019 - RGMII_TXC
GPI06_I020 - RGMII_TD0
GPI06_I021 - RGMII_TD1
GPI06_I022 - RGMII_TD2
GPI06_I023 - RGMII_TD3
GPI06_I024 - RGMII_RX_CTL
GPI06_I025 - RGMII_RD0
GPI06_I026 - RGMII_TX_CTL
GPI06_I027 - RGMII_RD1
GPI06_I028 - RGMII_RD2
GPI06_I029 - RGMII_RD3
GPI06_I030 - RGMII_RXC
GPI06_I031 - EIM_BCLK
GPI07_I000 - SD3_DAT5
GPI07_I001 - SD3_DAT4
GPI07_I002 - SD3_CMD
GPI07_I003 - SD3_CLK
GPI07_I004 - SD3_DAT0
GPI07_I005 - SD3_DAT1
GPI07_I006 - SD3_DAT2
GPI07_I007 - SD3_DAT3
GPI07_I008 - SD3_RST

```
GPI07_I009 - SD4_CMD  
GPI07_I010 - SD4_CLK  
GPI07_I011 - GPIO_16  
GPI07_I012 - GPIO_17  
GPI07_I013 - GPIO_18
```

Credits : Sutajio Ko-Usagi's wiki

GPIO read and write

A very frequent misunderstanding when using GPIOs is that sometimes you could pretend to read the state of an output.

In a sentence : **Is not possible to read the state of an output.**

An output can be only written, and an input can be only read.

For example let's consider the i.MX 6ULL Applications Processor Reference Manual (<https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-6-processors/i-mx-6ull-single-core-processor-with-arm-cortex-a7-core:i.MX6ULL>)

In chapter 28.4.1 "GPIO Function"

A GPIO signal can operate as a general-purpose input/output when the IOMUX is set to GPIO mode. Each GPIO signal may be independently configured as either an input or an output using the GPIO direction register (GPIO_GDIR). When configured as an output (GPIO_GDIR bit = 1), the value in the data bit in the GPIO data register (GPIO_DR) is driven on the corresponding GPIO line. When a signal is configured as an input (GPIO_GDIR bit = 0), the state of the input can be read from the corresponding GPIO_PSR bit.

Retrieved from "https://wiki.koansoftware.com/index.php?title=IMX6_definitive_GPIO_guide&oldid=310"

-
- This page was last modified on 15 July 2022, at 12:15.
 - Content is available under Creative Commons Attribution-ShareAlike 3.0 Unported License unless otherwise noted.