☐ riscv / riscv-isa-manual Public
<> Code ⊙ Issues 75 💃 Pull requests 16 Actions 🖽 Projects ① Security 🗠 Insig
New issue Jump to bottom
Clarify bi-endian, big-endian memory-mapped IO behavior #898
Open kasanovic opened this issue 2 days ago · 0 comments
kasanovic commented 2 days ago Collaborator
RISC-V will have byte-address-invariant policy for memory-mapped devices in a bi-endian system, but this needs to be written up.
Assignees No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development
No branches or pull requests
1 participant