ANDREW'S Z80 / WIRED A3 COMPARISON

Same circuit and footprints; separate schematic drawing. Unjoined crossings have no dot; branches are shown outside pins.

A[0..15]

D[0..7]

U1 Z84C00 — CLK, M1, MREQ, IORQ, RD, WR, RFSH, BUSREQ, BUSACK, INT, NMI, HALT, WAIT, RESET; A0–A15; D0–D7; Vcc, GND

U3 27C256 — A0–A14; D0–D7; VPP, CE, OE; Vcc, GND

U2 62256 — A0–A14; D0–D7; CS, OE, WE; Vcc, GND

U4 82C55A — RESET, CS, RD, WR, A0, A1; PA0–PA7, PB0–PB7, PC0–PC7; D0–D7; Vcc, GND

J2 PA

J3 PB

J4 PC

U5 TL16C550CN — D0–D7; A0–A2, CS0, CS1, UARTCS; XIN, XOUT, WR, RD, ADS, INTR, MR; RI, DCD, DSR, CTS, OUT1, DTR, RTS, OUT2; SIN, SOUT; RXRDY, TXRDY, DDIS; BAUDOUT, RCLK; Vcc, GND

J5 +5V INPUT

Y1 4.0000MHz

Y2 1.8432MHz

U6 MAX232 — C1+, C1−, C2+, C2−, VS+, VS−; T1IN, T2IN, R1OUT, R2OUT; T1OUT, T2OUT, R1IN, R2IN; LOGIC, RS232; Vcc, GND

J1 RS-232 (DTE pins)

RS-232 / MAX232

RESET / CLOCK / ADDRESS DECODE

U7A, U7B, U7C, U7D, U7E, U7F — 74HCT14

U8A, U8B, U8C, U8D — 74HCT32

U7G 74HCT14

U8E 74HCT32

R1 10k

R2 10

C1 1uF / 16V

SW1 RESET

SW_RESET

RESET_RC

ROMCS

RAMCS

RD

WR

MREQ

IORQ

A15

A7

PIOCS

RESET_H

CLK_UART

TX_TTL, DTR_TTL, RX_TTL, DSR_TTL

TX_RS232, DTR_RS232, RX_RS232, DSR_RS232

C20 1uF / 25V

C21 1uF / 25V

C22 1uF / 25V

C23 1uF / 25V

C24 1uF / 25V

C1P, C1M, C2P, C2M, VS_PLUS, VS_MINUS

100nF: C2 U1 / C3 U2 / C4 U3 / C5 U4 / C6 U5 / C7 U6 / C8 U7 / C9 U8 / C10 Y1 / C11 Y2

C2 100nF, C3 100nF, C4 100nF, C5 100nF, C6 100nF, C7 100nF, C8 100nF, C9 100nF, C10 100nF, C11 100nF

H1 M3, H2 M3, H3 M3

Compare with design/ and the original source GIF
4MHz CPU / 1.8432MHz UART / regulated +5V
A and D buses; continuous scalar signal wiring
Same verified circuit / independent drawing

Falken / Codex

Sheet: /
File: Z80_Simple_Computer.kicad_sch

Title: Andrew Z80 / wired A3 variant

Size: A3	Date: 2026-11-09	**Rev: W1**
KiCad E.D.A. 10.0.8		Id: 1/1