CODEX Z80 / WIRED A3 + 7805 SUPPLY

Original logic preserved; protected 9V input added. One wire per pin; explicit external branches.

J6 9V DC INPUT
D1 1N5819
U9 LM7805
C30 100nF
C31 10uF / 25V
C32 10uF / 16V
J5 +5V OUTPUT
VIN_9V
VIN_PROTECTED

A[0..15]
D[0..7]

U1 Z84C00
U2 62256
U3 27C256
U4 82C55A
U5 TL16C550CN
J2 PA
J3 PB
J4 PC

CLK
M1
MREQ
IORQ
RD
WR
RFSH
BUSREQ
BUSACK
INT
NMI
HALT
WAIT
RESET
Y1 4.0000MHz
RAMCS
ROMCS
PIOCS
WR
RESET_H

U8C 74HCT32
U8D 74HCT32
U8A 74HCT32
U8B 74HCT32
U7D 74HCT14
U7C 74HCT14
U7A 74HCT14
U7B 74HCT14
U7E 74HCT14
U7F 74HCT14
U7G 74HCT14
U8E 74HCT32

RESET / CLOCK / ADDRESS DECODE
R1 10k
R2 10
C1 1uF / 16V
SW1 RESET
RESET_RC
SW_RESET

Y2 1.8432MHz
RS-232 / MAX232
U6 MAX232
CLK_UART
C20 1uF / 25V
C21 1uF / 25V
C22 1uF / 25V
C23 1uF / 25V
C24 1uF / 25V
TX_TTL
DTR_TTL
RX_TTL
DSR_TTL
TX_RS232
DTR_RS232
RX_RS232
DSR_RS232
J1 RS-232 (DTE pins)

100nF: C2 U1 / C3 U2 / C4 U3 / C5 U4 / C6 U5 / C7 U6 / C8 U7 / C9 U8 / C10 Y1 / C11 Y2

C2 100nF
C3 100nF
C4 100nF
C5 100nF
C6 100nF
C7 100nF
C8 100nF
C9 100nF
C10 100nF
C11 100nF

H1 M3
H2 M3
H3 M3

Compare with design/ and the original source GIF
4MHz CPU / 1.8432MHz UART / J5 is +5V OUTPUT
A and D buses; continuous scalar signal wiring
Own wired drawing / protected 9V input and 7805 supply
Falken / Codex

Sheet: /
File: schematic-7805.kicad_sch

Title: Codex Z80 / schematic-7805

Size: A3	Date: 2026-11-09	**Rev: PSU1**
KiCad E.D.A. 10.0.8		Id: 1/1