


# EE – 222L

## Microprocessor Systems Lab



**Faculty of Electronic Engineering**  
**Ghulam Ishaq Khan Institute of Engineering Sciences & Technology**

# Table of Contents

<b>Lab - 1: PIC Microcontroller Families Introduction and PIC18F4550 .....</b>	<b>3</b>
1.1 Objective .....	3
1.2 Pre-Lab Reading .....	3
1.3 Résumé Of Theory .....	3
1.4 Activities and exercise .....	5
1.5 Assessment Sheet .....	5
<b>Lab - 2: Timers/Counters Programming in PIC18F4550 .....</b>	<b>6</b>
2.1 Objective .....	6
2.2 Pre-Lab Reading .....	6
2.3 Résumé of Theory .....	6
2.4 Activities and Exercise .....	9
2.5 Assessment Sheet .....	9
<b>Lab - 3: Interrupts Programming in PIC18F4550 .....</b>	<b>10</b>
3.1 Objective .....	10
3.2 Pre-Lab Reading .....	10
3.3 Résumé Of Theory .....	10
3.4 Activities and Exercise .....	14
3.5 Assessment Sheet .....	14
<b>Lab - 4: ADC Programming in PIC18F4550 .....</b>	<b>15</b>
4.1 Objective .....	15
4.2 Pre-Lab Reading .....	15
4.3 Résumé of Theory .....	15
4.4 Activities and Exercise .....	19
4.5 Assessment Sheet .....	19
<b>Lab - 5: Capture Compare PWM (CCP) Programming in PIC18F4550 .....</b>	<b>20</b>
5.1 Objective .....	20
5.2 Pre-Lab Reading .....	20
5.3 Résumé of Theory .....	20
5.4 Activities and Exercise .....	22
5.5 Assessment Sheet .....	22
<b>Lab - 6: Serial Communication using PIC18F4550 .....</b>	<b>24</b>
6.1 Objective .....	24
6.2 Pre-Lab Reading .....	24
6.3 Résumé of Theory .....	24
6.4 Activities and Exercise .....	29
6.5 Assessment Sheet .....	29

# Lab - 1: PIC Microcontroller Families Introduction and PIC18F4550

---

## 1.1 OBJECTIVE

---

To get familiar with PIC family of microcontrollers, it's features, and programming environment.

## 1.2 PRE-LAB READING

---

- Given handouts in on how to get started with MPLabX.
- [http://en.wikipedia.org/wiki/PIC\\_microcontroller](http://en.wikipedia.org/wiki/PIC_microcontroller)
- All helping material uploaded in MS Teams Channel and the video lectures provided for the theory part of the course.

## 1.3 RÉSUMÉ OF THEORY

---

A summary of **PIC18F4550** microcontroller features is given below:

- USB V2.0 Compliant
- Interface for Off-Chip USB Transceiver
- RUN, IDLE and SLEEP Modes
- Four Crystal modes, including High Precision PLL for USB
- Internal Oscillator Block: 8 user-selectable frequencies, from 31 kHz to 8 MHz
- Three External Interrupts
- Four Timer modules (Timer0 to Timer3)
- Up to 2 Capture/Compare/PWM (CCP) modules:
  - - Capture is 16-bit, max. resolution 5.2 ns (TCY/16)
  - - Compare is 16-bit, max. resolution 83.3 ns (TCY)
  - - PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
  - - Multiple output modes
  - - Selectable polarity
  - - Programmable dead time
  - - Auto-shutdown and auto-restart
- Enhanced USART module:
  - - LIN bus support
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I2C™ Master and Slave modes
- 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D) with Programmable Acquisition Time
- Dual Analog Comparators with Input Multiplexing

### OSCILLATOR OPTIONS:

Users can program the FOSC3:FOSC0 Configuration bits to select one of these modes:

1. XT Crystal/Resonator

2. XTPLL Crystal/Resonator with PLL enabled
3. HS High-Speed Crystal/Resonator
4. HSPLL High-Speed Crystal/Resonator with PLL enabled
5. EC External Clock with FOSC/4 output
6. ECIO External Clock with I/O on RA6
7. ECPLL External Clock with PLL enabled and FOSC/4 output on RA6
8. ECPIO External Clock with PLL enabled, I/O on RA6
9. INTHS Internal Oscillator used as microcontroller clock source, HS Oscillator used as USB clock source
10. INTXT Internal Oscillator used as microcontroller clock source, XT Oscillator used as USB clock source
11. INTIO Internal Oscillator used as microcontroller clock source, EC Oscillator used as USB clock source, digital I/O on RA6
12. INTCKO Internal Oscillator used as microcontroller clock source, EC Oscillator used as USB clock source, FOSC/4 output on RA6

#### REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-0	R/W-0	R <sup>(1)</sup>	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7							bit 0

- bit 7**      **IDLEN:** Idle Enable bit  
                  1 = Device enters Idle mode on SLEEP instruction  
                  0 = Device enters Sleep mode on SLEEP instruction
- bit 6-4**    **IRCF2:IRCF0:** Internal Oscillator Frequency Select bits  
                  111 = 8 MHz (INTOSC drives clock directly)  
                  110 = 4 MHz  
                  101 = 2 MHz  
                  100 = 1 MHz<sup>(3)</sup>  
                  011 = 500 kHz  
                  010 = 250 kHz  
                  001 = 125 kHz  
                  000 = 31 kHz (from either INTOSC/256 or INTRC directly)<sup>(2)</sup>
- bit 3**      **OSTS:** Oscillator Start-up Time-out Status bit<sup>(1)</sup>  
                  1 = Oscillator Start-up Timer time-out has expired; primary oscillator is running  
                  0 = Oscillator Start-up Timer time-out is running; primary oscillator is not ready
- bit 2**      **IOFS:** INTOSC Frequency Stable bit  
                  1 = INTOSC frequency is stable  
                  0 = INTOSC frequency is not stable
- bit 1-0**    **SCS1:SCS0:** System Clock Select bits  
                  1x = Internal oscillator  
                  01 = Timer1 oscillator  
                  00 = Primary oscillator

**(Setting the bits IRCF0, IRCF1 and IRCF2 will activate internal oscillator at 8MHz)**

## 1.4 ACTIVITIES AND EXERCISE

---

1. Write a simple program to continuously flash all PORTS LEDs one by one in a line with a 0.4sec on time for each LED. Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports.

**Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports.**

## 1.5 ASSESSMENT SHEET

---

Name: \_\_\_\_\_

Reg. No. : \_\_\_\_\_

Date of Lab: \_\_\_\_\_

Problem Number	1 –	
	2 –	
	3 –	
Lab Performance	Working	
	Viva	
Total Score in Lab		
Instructor's Verification		

# Lab - 2: Timers/Counters Programming in PIC18F4550

---

## 2.1 OBJECTIVE

---

Use the PIC18F4550 timers and the various modes in which the timers can be used.

## 2.2 PRE-LAB READING

---

- PIC18F4550 datasheet Chapter 11, 12, 13, 14 (Timer0, Timer1, Timer2, Timer3)
- All helping material uploaded in MS Teams Channel and the video lectures provided for the theory part of the course.

## 2.3 RÉSUMÉ OF THEORY

---

PIC18F4550 has four timers, 0, 1, 2 and 3. Timer 2 is an 8-bit timer while all other are 16-bit timers. All of them can be used as either a timer or a counter and all have their own peripheral interrupt sources.

### TIMER 0:

REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

#### Legend:

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared  
x = Bit is unknown

bit 7	<b>TMR0ON:</b> Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0
bit 6	<b>T08BIT:</b> Timer0 8-Bit/16-Bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter
bit 5	<b>T0CS:</b> Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO)
bit 4	<b>T0SE:</b> Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin
bit 3	<b>PSA:</b> Timer0 Prescaler Assignment bit 1 = Timer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler. 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
bit 2-0	<b>T0PS2:T0PS0:</b> Timer0 Prescaler Select bits 111 = 1:256 Prescale value 110 = 1:128 Prescale value 101 = 1:64 Prescale value 100 = 1:32 Prescale value 011 = 1:16 Prescale value 010 = 1:8 Prescale value 001 = 1:4 Prescale value 000 = 1:2 Prescale value

(TMR0L and TMR0H are the Timer 0 8-bit Registers that hold the value of the present count of timer.)

**TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L	Timer0 Register Low Byte								52
TMR0H	Timer0 Register High Byte								52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
INTCON2	RBPUP	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	51
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	52
TRISA	—	TRISA6 <sup>(1)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	54

## **TIMER 1:**

**REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER**

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON
bit 7							bit 0

### **Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 7      **RD16:** 16-Bit Read/Write Mode Enable bit  
             1 = Enables register read/write of Timer1 in one 16-bit operation  
             0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 6      **T1RUN:** Timer1 System Clock Status bit  
             1 = Device clock is derived from Timer1 oscillator  
             0 = Device clock is derived from another source
- bit 5-4    **T1CKPS1:T1CKPS0:** Timer1 Input Clock Prescale Select bits  
             11 = 1:8 Prescale value  
             10 = 1:4 Prescale value  
             01 = 1:2 Prescale value  
             00 = 1:1 Prescale value
- bit 3      **T1OSCEN:** Timer1 Oscillator Enable bit  
             1 = Timer1 oscillator is enabled  
             0 = Timer1 oscillator is shut off  
             The oscillator inverter and feedback resistor are turned off to eliminate power drain.
- bit 2      **T1SYNC:** Timer1 External Clock Input Synchronization Select bit  
             When TMR1CS = 1:  
             1 = Do not synchronize external clock input  
             0 = Synchronize external clock input  
             When TMR1CS = 0:  
             This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.
- bit 1      **TMR1CS:** Timer1 Clock Source Select bit  
             1 = External clock from RC0/T1OSO/T13CKI pin (on the rising edge)  
             0 = Internal clock (Fosc/4)
- bit 0      **TMR1ON:** Timer1 On bit  
             1 = Enables Timer1  
             0 = Stops Timer1

**TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TMR1L	Timer1 Register Low Byte								52
TMR1H	Timer1 Register High Byte								52
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNCR	TMR1CS	TMR1ON	52

## **TIMER 2:**

**REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER**

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 7                      **Unimplemented:** Read as '0'

bit 6-3                      **T2OUTPS3:T2OUTPS0:** Timer2 Output Postscale Select bits  
0000 = 1:1 Postscale  
0001 = 1:2 Postscale  
•  
•  
•  
1111 = 1:16 Postscale

bit 2                      **TMR2ON:** Timer2 On bit  
1 = Timer2 is on  
0 = Timer2 is off

bit 1-0                      **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits  
00 = Prescaler is 1  
01 = Prescaler is 4  
1x = Prescaler is 16

**TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	SPPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	SPPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	SPPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TMR2	Timer2 Register								52
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
PR2	Timer2 Period Register								52



## 2.4 ACTIVITIES AND EXERCISE

---

1. Write a program to create delay of 1sec using Timer 1 and flash LEDs of PORTD.
2. Write a program to use Timer 0 as a Counter and continuously display the count on PORTB.

Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports.

## 2.5 ASSESSMENT SHEET

---

Name: \_\_\_\_\_

Reg. No. : \_\_\_\_\_

Date of Lab: \_\_\_\_\_

Problem Number	1 –	
	2 –	
	3 –	
Lab Performance	Working	
	Viva	
Total Score in Lab		
Instructor's Verification		

# Lab - 3: Interrupts Programming in PIC18F4550

---

## 3.1 OBJECTIVE

---

To get familiar with the interrupt sources present in PIC18F4550

## 3.2 PRE-LAB READING

---

- PIC18F4550 datasheet Chapter 9
- All helping material uploaded in MS Teams Channel and the video lectures provided for the theory part of the course.

## 3.3 RÉSUMÉ OF THEORY

---

PIC18F4550 has various hardware and software interrupt sources like External Interrupts, Timer Interrupts, Serial Interrupt, USB Interrupt, ADC Interrupt etc.

The interrupts like those of Timers, USB and ADC are called Peripheral Interrupts and the others are general interrupts. To enable interrupts, the Global Interrupt Enable (GIE) bit has to be set and to enable peripheral interrupts, Peripheral Interrupt Enable (PEIE) bit has to be set.

Following are the interrupt enable bits and interrupt flags of various sources:

- **TIMER 0:** TMR0IE (Timer 0 Interrupt Enable), TMR0IF (Timer 0 Interrupt Flag)
- **TIMER 1:** TMR1IE (Timer 1 Interrupt Enable), TMR1IF (Timer 1 Interrupt Flag)
- **TIMER 2:** TMR2IE (Timer 2 Interrupt Enable), TMR2IF (Timer 2 Interrupt Flag)
- **TIMER 3:** TMR3IE (Timer 3 Interrupt Enable), TMR3IF (Timer 3 Interrupt Flag)
- **ADC:** ADIE (A/D Interrupt Enable), ADIF (A/D Interrupt Flag)
- **External Interrupt 0:** INT0IE (Interrupt Enable), INT0IF (Interrupt Flag)
- **External Interrupt 1:** INT1IE (Interrupt Enable), INT1IF (Interrupt Flag)
- **External Interrupt 2:** INT2IE (Interrupt Enable), INT2IF (Interrupt Flag)

There are two Interrupt Service Routines (ISR) for the interrupts in PIC. One is low\_ISR (vector address 0x018) for low priority interrupts and the other one is high\_ISR (vector address 0x008) for high priority interrupts (This facility is NOT available in HiTech Compiler). If no priority is set for any interrupt or just one interrupt is being used, we can use the general ISR without mentioning high or low. User has to check manually using the Interrupt Indicating Flags within the ISR that which interrupt has caused the program to jump to ISR.

The format for writing the ISR is as follows:

```
void __interrupt () ISR(void)
{
    if(ADIF = 1)
    {
        GO = 1;
        PORTD = ADRESH;
    }
}
```

**REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF <sup>(1)</sup>
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7	<b>GIE/GIEH:</b> Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all high priority interrupts
bit 6	<b>PEIE/GIEL:</b> Peripheral Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts <u>When IPEN = 1:</u> 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts
bit 5	<b>TMR0IE:</b> TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt
bit 4	<b>INT0IE:</b> INT0 External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt
bit 3	<b>RBIE:</b> RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	<b>TMR0IF:</b> TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	<b>INT0IF:</b> INT0 External Interrupt Flag bit 1 = The INT0 external interrupt occurred (must be cleared in software) 0 = The INT0 external interrupt did not occur
bit 0	<b>RBIF:</b> RB Port Change Interrupt Flag bit <sup>(1)</sup> 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

## REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
$\overline{\text{RBPU}}$	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7  **$\overline{\text{RBPU}}$** : PORTB Pull-up Enable bit  
 1 = All PORTB pull-ups are disabled  
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 **INTEDG0**: External Interrupt 0 Edge Select bit  
 1 = Interrupt on rising edge  
 0 = Interrupt on falling edge
- bit 5 **INTEDG1**: External Interrupt 1 Edge Select bit  
 1 = Interrupt on rising edge  
 0 = Interrupt on falling edge
- bit 4 **INTEDG2**: External Interrupt 2 Edge Select bit  
 1 = Interrupt on rising edge  
 0 = Interrupt on falling edge
- bit 3 **Unimplemented**: Read as '0'
- bit 2 **TMR0IP**: TMR0 Overflow Interrupt Priority bit  
 1 = High priority  
 0 = Low priority
- bit 3 **Unimplemented**: Read as '0'
- bit 2 **TMR0IP**: TMR0 Overflow Interrupt Priority bit  
 1 = High priority  
 0 = Low priority
- bit 1 **Unimplemented**: Read as '0'
- bit 0 **RBIP**: RB Port Change Interrupt Priority bit  
 1 = High priority  
 0 = Low priority

**REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3**

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7	<b>INT2IP:</b> INT2 External Interrupt Priority bit 1 = High priority 0 = Low priority
bit 6	<b>INT1IP:</b> INT1 External Interrupt Priority bit 1 = High priority 0 = Low priority
bit 5	<b>Unimplemented:</b> Read as '0'
bit 4	<b>INT2IE:</b> INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt
bit 3	<b>INT1IE:</b> INT1 External Interrupt Enable bit 1 = Enables the INT1 external interrupt 0 = Disables the INT1 external interrupt
bit 2	<b>Unimplemented:</b> Read as '0'
bit 1	<b>INT2IF:</b> INT2 External Interrupt Flag bit 1 = The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur
bit 0	<b>INT1IF:</b> INT1 External Interrupt Flag bit 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur

**9.9 PORTB Interrupt-on-Change**

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

### 3.4 ACTIVITIES AND EXERCISE

---

1. Write a program to count the number of people entering and leaving a room using two IR sensors at the gate. Use this data to turn on lights if anyone is inside the room and turn them off when the room is empty. Also light and LED indicating that the room is full when 20 people are inside. Use timer/counter interrupts and/or external interrupts to perform the task.

**Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports**

### 3.5 ASSESSMENT SHEET

---

Name: \_\_\_\_\_

Reg. No. : \_\_\_\_\_

Date of Lab: \_\_\_\_\_

Problem Number	1 –	
	2 –	
	3 –	
Lab Performance	Working	
	Viva	
Total Score in Lab		
Instructor's Verification		

## Lab - 4:      ADC Programming in PIC18F4550

---

### 4.1 OBJECTIVE

---

To get familiar with built-in ADC module of PIC18F4550 and its features.

### 4.2 PRE-LAB READING

---

- PIC18F4550 datasheet Chapter 21
- All helping material uploaded in MS Teams Channel and the video lectures provided for the theory part of the course.

### 4.3 RÉSUMÉ OF THEORY

---

PIC18F4550 has a 13-Channel built-in ADC with a resolution of 10-bits for each channel. The ADC digital result is stored in two registers, ADRESH and ADRESL. ADC has its own peripheral interrupt source that can inform about completion of A/D conversion.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

(ADRESH and ADRESL are the registers in which the converted digital data is stored.)

**REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7						bit 0	

bit 7-6      **Unimplemented:** Read as '0'

bit 5-2      **CHS3:CHS0:** Analog Channel Select bits

0000 = Channel 0 (AN0)  
0001 = Channel 1 (AN1)  
0010 = Channel 2 (AN2)  
0011 = Channel 3 (AN3)  
0100 = Channel 4 (AN4)  
0101 = Channel 5 (AN5)<sup>(1,2)</sup>  
0110 = Channel 6 (AN6)<sup>(1,2)</sup>  
0111 = Channel 7 (AN7)<sup>(1,2)</sup>  
1000 = Channel 8 (AN8)  
1001 = Channel 9 (AN9)  
1010 = Channel 10 (AN10)  
1011 = Channel 11 (AN11)  
1100 = Channel 12 (AN12)  
1101 = Unimplemented<sup>(2)</sup>  
1110 = Unimplemented<sup>(2)</sup>  
1111 = Unimplemented<sup>(2)</sup>

bit 1      **GO/DONE:** A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0      **ADON:** A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled



**REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1**

U-0	U-0	R/W-0	R/W-0	R/W-0 <sup>(1)</sup>	R/W <sup>(1)</sup>	R/W <sup>(1)</sup>	R/W <sup>(1)</sup>
—	—	VCFG0	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7				bit 0			

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5 **VCFG0:** Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2)

0 = VSS

bit 4 **VCFG0:** Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

0 = VDD

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	AN9	AN8	AN7 <sup>(2)</sup>	AN6 <sup>(2)</sup>	AN5 <sup>(2)</sup>	AN4	AN3	AN2	AN1	AN0
0000 <sup>(1)</sup>	A	A	A	A	A	A	A	A	A	A	A	A	A
0001	A	A	A	A	A	A	A	A	A	A	A	A	A
0010	A	A	A	A	A	A	A	A	A	A	A	A	A
0011	D	A	A	A	A	A	A	A	A	A	A	A	A
0100	D	D	A	A	A	A	A	A	A	A	A	A	A
0101	D	D	D	A	A	A	A	A	A	A	A	A	A
0110	D	D	D	D	A	A	A	A	A	A	A	A	A
0111 <sup>(1)</sup>	D	D	D	D	D	A	A	A	A	A	A	A	A
1000	D	D	D	D	D	D	A	A	A	A	A	A	A
1001	D	D	D	D	D	D	D	A	A	A	A	A	A
1010	D	D	D	D	D	D	D	D	A	A	A	A	A
1011	D	D	D	D	D	D	D	D	D	A	A	A	A
1100	D	D	D	D	D	D	D	D	D	D	A	A	A
1101	D	D	D	D	D	D	D	D	D	D	D	A	A
1110	D	D	D	D	D	D	D	D	D	D	D	D	A
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

### REGISTER 21-3: ADCON2: A/D CONTROL REGISTER 2


R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0

- bit 7 **ADFM: A/D Result Format Select bit**  
 1 = Right justified  
 0 = Left justified
- bit 6 **Unimplemented:** Read as '0'
- bit 5-3 **ACQT2:ACQT0: A/D Acquisition Time Select bits**  
 111 = 20 TAD  
 110 = 16 TAD  
 101 = 12 TAD  
 100 = 8 TAD  
 011 = 6 TAD  
 010 = 4 TAD  
 001 = 2 TAD  
 000 = 0 TAD<sup>(1)</sup>
- bit 2-0 **ADCS2:ADCS0: A/D Conversion Clock Select bits**  
 111 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>  
 110 = Fosc/64  
 101 = Fosc/16  
 100 = Fosc/4  
 011 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>  
 010 = Fosc/32  
 001 = Fosc/8  
 000 = Fosc/2

The following steps should be followed to perform an A/D conversion:

- Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D acquisition time (ADCON2)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)
- Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- Wait the required acquisition time (if required).
- Start conversion:
  - Set GO/DONE bit (ADCON0 register)
- Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared
 OR
  - Waiting for the A/D interrupt
- Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 3 TAD is required before the next acquisition starts.

**FIGURE 11-4: A/D RESULT JUSTIFICATION**



#### 4.4 ACTIVITIES AND EXERCISE

---

1. Use ADC interrupt to continuously send upper 8-bits of digital data from Channel 0 to PORTB, Channel 1 to PORTC and Channel 2 to PORTD.

**Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports**

#### 4.5 ASSESSMENT SHEET

---

Problem Number	1 –	
Lab Performance	Working	
	Viva	
Total Score in Lab		
Instructor's Verification		

# Lab - 5: Capture Compare PWM (CCP) Programming in PIC18F4550

---

## 5.1 OBJECTIVE

---

To know what is Capture/Compare/PWM is and use the CCP module of PIC18F4550

## 5.2 PRE-LAB READING

---

- PIC18F4550 datasheet Chapter 15, 16
- All helping material uploaded in MS Teams Channel and the video lectures provided for the theory part of the course.

## 5.3 RÉSUMÉ OF THEORY

---

PIC18F4550 has one built-in ECCP and one CCP module. These provide the user with an opportunity to “Capture/Read” the instantaneous value of Timer upon a rising or falling edge on an external pin, or, to set/clear an output pin upon comparing the value of timer with our desired given value, or, to generate a variable PWM out.

Each Capture/Compare/PWM (CCP) module contains  
a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

**TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES**

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM <sup>(1)</sup>	None
Compare	PWM <sup>(1)</sup>	None
PWM <sup>(1)</sup>	Capture	None
PWM <sup>(1)</sup>	Compare	None
PWM <sup>(1)</sup>	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

### REGISTER 15-1: CCPxCON: STANDARD CCPx CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
— <sup>(1)</sup>	— <sup>(1)</sup>	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

bit 7-6 **Unimplemented:** Read as '0'<sup>(1)</sup>

bit 5-4 **DCxB1:DCxB0:** PWM Duty Cycle Bit 1 and Bit 0 for CCPx Module

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 **CCPxM3:CCPxM0:** CCPx Module Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0001 = Reserved

0010 = Compare mode: toggle output on match (CCPxIF bit is set)

0011 = Reserved

0100 = Capture mode: every falling edge

0101 = Capture mode: every rising edge

0110 = Capture mode: every 4th rising edge

0111 = Capture mode: every 16th rising edge

1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)

1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)

1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state)

1011 = Compare mode: trigger special event, reset timer, start A/D conversion on CCP2 match (CCPxIF bit is set)

11xx = PWM mode

#### 15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

##### EQUATION 15-1:

$$\text{PWM Period} = [(PR2) + 1] \cdot 4 \cdot T_{OSC} \cdot (\text{TMR2 Prescale Value})$$

$$\text{PWM Resolution (max)} = \frac{\log\left(\frac{F_{OSC}}{F_{PWM}}\right)}{\log(2)} \text{ bits}$$

#### 15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

##### EQUATION 15-2:

$$\text{PWM Duty Cycle} = (\text{CCPRxL:CCPxCON<5:4>}) \cdot T_{OSC} \cdot (\text{TMR2 Prescale Value})$$

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

**TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz**

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

#### 15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

1. Set the PWM period by writing to the PR2 register.
2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
5. Configure the CCPx module for PWM operation.

#### 5.4 ACTIVITIES AND EXERCISE

---

1. Use ADC interrupt and CCP1 & CCP2 Modules to design a variable PWM Duty-Cycle system that captures the ADC value from Channel 0 and Channel 1 and use them as the duty cycle of PWM1 and PWM2 respectively after a proper scaling factor.
2. Use the CCP1 module in Capture mode (falling edge) to measure the frequency of an input waveform and display the count in microseconds on PORTB (lower byte) and PORTD (upper byte).
3. Use CCP2 module in Compare mode (toggle output) to generate a 20 kHz waveform at the output.

Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports

#### 5.5 ASSESSMENT SHEET

---

Name: \_\_\_\_\_

Reg. No. : \_\_\_\_\_

Date of Lab: \_\_\_\_\_

Problem Number	1 –	
	2 –	
	3 –	
Lab Performance	Working	
	Viva	
Total Score in Lab		
Instructor's Verification		

## Lab - 6: Serial Communication using PIC18F4550

---

### 6.1 OBJECTIVE

---

To use the USART in PIC18F4550 for Serial Communication with PC

### 6.2 PRE-LAB READING

---

- PIC18F4550 datasheet Chapter 20
- All helping material uploaded in MS Teams Channel and the video lectures provided for the theory part of the course.

### 6.3 RÉSUMÉ OF THEORY

---

PIC18F4550 has a built-in USART (Universal Synchronous Asynchronous Receiver Transmitter). It is one of the two Serial Communication Modules of PIC18F4550 (2<sup>nd</sup> being the MSSP).

The EUSART module includes the following capabilities:

- Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit



# REGISTER 20-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

bit 7	<b>CSRC:</b> Clock Source Select bit <u>Asynchronous mode:</u> Don't care. <u>Synchronous mode:</u> 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source)
bit 6	<b>TX9:</b> 9-Bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission
bit 5	<b>TXEN:</b> Transmit Enable bit <sup>(1)</sup> 1 = Transmit enabled 0 = Transmit disabled
bit 4	<b>SYNC:</b> EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode
bit 3	<b>SENDB:</b> Send Break Character bit <u>Asynchronous mode:</u> 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed <u>Synchronous mode:</u> Don't care.
bit 2	<b>BRGH:</b> High Baud Rate Select bit <u>Asynchronous mode:</u> 1 = High speed 0 = Low speed <u>Synchronous mode:</u> Unused in this mode.
bit 1	<b>TRMT:</b> Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full
bit 0	<b>TX9D:</b> 9th bit of Transmit Data Can be address/data bit or a parity bit.

## REGISTER 20-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

bit 7	<b>SPEN:</b> Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset)
bit 6	<b>RX9:</b> 9-Bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception
bit 5	<b>SREN:</b> Single Receive Enable bit <u>Asynchronous mode:</u> Don't care. <u>Synchronous mode – Master:</u> 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. <u>Synchronous mode – Slave:</u> Don't care.
bit 4	<b>CREN:</b> Continuous Receive Enable bit <u>Asynchronous mode:</u> 1 = Enables receiver 0 = Disables receiver <u>Synchronous mode:</u> 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive
bit 3	<b>ADDEN:</b> Address Detect Enable bit <u>Asynchronous mode 9-bit (RX9 = 1):</u> 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit <u>Asynchronous mode 9-bit (RX9 = 0):</u> Don't care.
bit 2	<b>FERR:</b> Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error
bit 1	<b>OERR:</b> Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error
bit 0	<b>RX9D:</b> 9th bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firmware.

### REGISTER 20-3: BAUDCON: BAUD RATE CONTROL REGISTER

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
bit 7							bit 0

- bit 7      **ABDOVF:** Auto-Baud Acquisition Rollover Status bit  
1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software)  
0 = No BRG rollover has occurred
- bit 6      **RCIDL:** Receive Operation Idle Status bit  
1 = Receive operation is Idle  
0 = Receive operation is active
- bit 5      **RXDTP:** Received Data Polarity Select bit  
Asynchronous mode:  
1 = RX data is inverted  
0 = RX data received is not inverted  
Synchronous modes:  
1 = CK clocks are inverted  
0 = CK clocks are not inverted
- bit 4      **TXCKP:** Clock and Data Polarity Select bit  
Asynchronous mode:  
1 = TX data is inverted  
0 = TX data is not inverted  
Synchronous modes:  
1 = CK clocks are inverted  
0 = CK clocks are not inverted
- bit 3      **BRG16:** 16-Bit Baud Rate Register Enable bit  
1 = 16-bit Baud Rate Generator – SPBRGH and SPBRG  
0 = 8-bit Baud Rate Generator – SPBRG only (Compatible mode), SPBRGH value ignored
- bit 2      **Unimplemented:** Read as '0'
- bit 1      **WUE:** Wake-up Enable bit  
Asynchronous mode:  
1 = EUSART will continue to sample the RX pin – interrupt generated on falling edge; bit cleared in hardware on following rising edge  
0 = RX pin not monitored or rising edge detected  
Synchronous mode:  
Unused in this mode.
- bit 0      **ABDEN:** Auto-Baud Detect Enable bit  
Asynchronous mode:  
1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion.  
0 = Baud rate measurement disabled or completed  
Synchronous mode:  
Unused in this mode.

**TABLE 20-1: BAUD RATE FORMULAS**

Configuration Bits			BRG/EUSART Mode	Baud Rate Formula
SYNC	BRG16	BRGH		
0	0	0	8-bit/Asynchronous	$F_{osc}/[64 (n + 1)]$
0	0	1	8-bit/Asynchronous	$F_{osc}/[16 (n + 1)]$
0	1	0	16-bit/Asynchronous	
0	1	1	16-bit/Asynchronous	$F_{osc}/[4 (n + 1)]$
1	0	x	8-bit/Synchronous	
1	1	x	16-bit/Synchronous	

**Legend:** x = Don't care, n = value of SPBRGH:SPBRG register pair

**EXAMPLE 20-1: CALCULATING BAUD RATE ERROR**

For a device with  $F_{osc}$  of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate =  $F_{osc}/(64 ([SPBRGH:SPBRG] + 1))$

Solving for SPBRGH:SPBRG:

$$\begin{aligned}
 X &= ((F_{osc}/\text{Desired Baud Rate})/64) - 1 \\
 &= ((16000000/9600)/64) - 1 \\
 &= [25.042] = 25
 \end{aligned}$$

Calculated Baud Rate =  $16000000/(64 (25 + 1))$   
= 9615

Error =  $(\text{Calculated Baud Rate} - \text{Desired Baud Rate})/\text{Desired Baud Rate}$   
=  $(9615 - 9600)/9600 = 0.16\%$

**TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES**

BAUD RATE (K)	SYNC = 0, BRGH = 0, BRG16 = 0											
	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	—	—	—	—	—	—	—	—	—	—	—
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	—	—	—
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	—	—
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	—	—

BAUD RATE (K)	SYNC = 0, BRGH = 0, BRG16 = 0								
	Fosc = 4.000 MHz			Fosc = 2.000 MHz			Fosc = 1.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12
2.4	2.404	0.16	25	2403	-0.16	12	—	—	—
9.6	8.929	-6.99	6	—	—	—	—	—	—
19.2	20.833	8.51	2	—	—	—	—	—	—
57.6	62.500	8.51	0	—	—	—	—	—	—
115.2	62.500	-45.75	0	—	—	—	—	—	—

**SAMPLE PROGRAM:**

```
#include <htc.h>
void msdelay(unsigned int ms);
void main(void)
{
    SPEN=1;
    TXEN=1;
    SYNC=0;
    BRGH=1;
    CREN=1;
    SPBRG=25;
    TXREG=0x01;
    while(1)
    {
        while(TXIF==0);
        TXREG++;
    }
}
```

**This program continuously sends incrementing values from 0-255 to PC via Serial Port.**

**6.4 ACTIVITIES AND EXERCISE**

---

1. Write a Program to Read a Sin Wave of frequency (50Hz) at ADC Channel 0 using interrupt and continuously send the digital values to PC (Virtual terminal) using Serial Interrupt. Calculate the Frequency of the input Sine Wave and Also Send it to PC Serially after 05 seconds.
2. Write a program to serially receive data via virtual terminal and display the received data on a 16x4 LCD in real time.

**Use Proteus to simulate your results. Submit the screen shots of the simulation results along with your codes as lab reports**

**6.5 ASSESSMENT SHEET**

---

Name: \_\_\_\_\_

Reg. No. : \_\_\_\_\_

Date of Lab: \_\_\_\_\_

Problem Number	1 –	
	2 –	
	3 –	
Lab Performance	Working	
	Viva	
Total Score in Lab		
Instructor's Verification		