

DATA SHEET



GPY0030B

Audio Driver

Mar. 28, 2013

Version 1.5

GENERALPLUS TECHNOLOGY INC. reserves the right to change this documentation without prior notice. Information provided by GENERALPLUS TECHNOLOGY INC. is believed to be accurate and reliable. However, GENERALPLUS TECHNOLOGY INC. makes no warranty for any errors which may appear in this document. Contact GENERALPLUS TECHNOLOGY INC. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by GENERALPLUS TECHNOLOGY INC. for any infringement of patent or other rights of third parties which may result from its use. In addition, GENERALPLUS products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

Table of Contents

PAGE

1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. BLOCK DIAGRAM	3
4. SIGNAL DESCRIPTIONS	4
4.1. PAD ASSIGNMENT	4
4.2. PACKAGE PIN ASSIGNMENT	4
5. ELECTRICAL SPECIFICATIONS	5
5.1. ABSOLUTE MAXIMUM RATINGS	5
5.2. THERMAL CHARACTERISTICS	5
5.3. DC CHARACTERISTICS ($T_A = 25^{\circ}\text{C}$)	5
5.4. TYPICAL PERFORMANCE CHARACTERISTICS	6
5.4.1. THD+N vs. Frequency	6
5.4.2. THD+N vs. Output Power	7
5.4.3. Output Power vs. Supply Voltage	8
5.4.4. Noise	8
6. APPLICATION CIRCUIT	9
6.1. DE-POP SOUND COMPARISON BETWEEN GPY0030A AND GPY0030B: (DOUBLE-END APPLICATION CIRCUIT)	9
6.2. BTL AMPLIFIER EFFICIENCY	10
6.3. POWER DISSIPATION	10
6.4. THERMAL PAD CONSIDERATIONS	10
7. PACKAGE/PAD LOCATIONS	12
7.1. ORDERING INFORMATION	12
7.2. PACKAGE INFORMATION	12
7.2.1. SOP 8	12
7.2.2. PDIP 8	13
8. DISCLAIMER	14
9. REVISION HISTORY	15

AUDIO DRIVER


1. GENERAL DESCRIPTION

The GPY0030B is an audio driver of which gain can be adjusted by external resistor (Maximum gain is 20) and embedded the anti-pop noise circuit to minimize the turn-on and turn-off pop noise. Normally, it is applied for GPC series, GPF series, GPL series and other GENERALPLUS products. The GPY0030B is easily to be used in various applications and products.

2. FEATURES

- Wide operation range: 2.4V - 6.8V
- Bridge-Tied Load
- Low distortion: THD+N = 0.15% (Typ.)
(For VDD = 5.0V, $R_L = 8.0\Omega$ & $P_{out} = 500mW$)
- High output power: $P_{OUT} = 825mW$
(For VDD = 5.0V, THD+N = 1.0%, $f = 1.0KHz$ & $R_L = 8.0\Omega$)
- Low standby current: 1.0 μA
- Minimize the turn-on and turn-off pop noise


3. BLOCK DIAGRAM



4. SIGNAL DESCRIPTIONS

Mnemonic	PIN No.	Type	Description	Electrical Characteristics
SPN	1	O	Audio output negative	-
SPP	2	O	Audio output positive	-
VSS	3	I	Power VSS	-
INN	4	I	Signal input negative	-
ACIN	5	I	Signal input positive	-
VREF	6	O	Reference voltage	VDD/2
CE	7	I	Chip enable	-
VDD	8	I	Power VDD	2.4V - 6.8V


4.1. PAD Assignment




This IC substrate should be connected to VSS or floated.

Note: To ensure the IC operates properly, please bond all of VDD and VSS pins.

4.2. Package Pin Assignment



SOP 8



PDIP 8

5. ELECTRICAL SPECIFICATIONS

5.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	V_+	< 7.0V
Input Voltage Range	V_{IN}	-0.5V to $V_+ + 0.5V$
Operating Temperature	T_A	0°C to +60°C
Operating junction Temperature Range	T_J	-40°C to +150°C
Storage Temperature	T_{STO}	-50°C to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause permanent damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

5.2. Thermal Characteristics


Characteristics	Symbol	Value	Unit
SOP-8 Package Thermal Resistance	R_{THJA}	160	°C/W
COB Package Thermal Resistance	R_{THJA}	160~200	°C/W

5.3. DC Characteristics ($T_A = 25^\circ\text{C}$)

Item	Test Conditions	Symbol	Min.	Typ.	Max.	Unit
Operation Voltage		V_{DD}	2.4	-	6.8	V
Shutdown Current	$CE = V_{SS}$	I_{STBY}	-	0.1	1.0	uA
Operating Current	$V_{DD} = 5.0V$, $CE = V_{DD}$, No Load	I_{DD}	-	2.5	-	mA
Reference Voltage	$V_{DD} = 5.0V$	V_{REF}	-	$V_{DD}/2$	-	V
Input Resister(CE)	$CE = V_{DD}$	R_{CE}	-	40	-	kΩ
Input Current(CE)	$CE = 2.3V$ at $V_{DD} = 5.0V$	I_{CE}	-	85	-	uA
Total Harmonic Distortion + Noise	$V_{DD} = 5.0V$, $R_L = 8.0\Omega$, $P_{OUT} = 500mW$	THD+N	-	0.15	-	%
Output Power	$V_{DD} = 5.0V$, THD+N = 1%, $f = 1.0KHz$ & $R_L = 8.0\Omega$	P_{OUT}	-	825	-	mW
	$V_{DD} = 5.0V$, THD+N = 10%, $f = 1.0KHz$ & $R_L = 8.0\Omega$	P_{OUT}	-	1000	-	mW
Output Offset Voltage	$V_{IN} = 0V$	V_{OS}	-	30	-	mV
Power Rejection Ratio	$f = 1kHz$	PSRR	-	70	-	dB
Enable Time	$V_{DD} = 5.0V$, $C_{IN} = 1.0uF$, $CVREF = 4.7uF$	T_{ON}	-	60	90	ms
	$V_{DD} = 5.0V$, $C_{IN} = 1.0uF$, $CVREF = 2.2uF$		-	45	75	ms
	$V_{DD} = 3.3V$, $C_{IN} = 1.0uF$, $CVREF = 4.7uF$		-	60	90	ms
	$V_{DD} = 3.3V$, $C_{IN} = 1.0uF$, $CVREF = 2.2uF$		-	45	65	ms
Shutdown Time	$V_{DD} = 5.0V$, $C_{IN} = 1.0uF$, $CVREF = 4.7uF$	T_{OFF}	-	80	110	ms
	$V_{DD} = 5.0V$, $C_{IN} = 1.0uF$, $CVREF = 2.2uF$		-	45	75	ms
	$V_{DD} = 3.3V$, $C_{IN} = 1.0uF$, $CVREF = 4.7uF$		-	80	110	ms
	$V_{DD} = 3.3V$, $C_{IN} = 1.0uF$, $CVREF = 2.2uF$		-	45	75	ms







Note1: Output power = $(V_{O(PEAK)}^2/2)/R_L$; $V_{O(PEAK)} = (V_{I(PEAK)}) \times \text{GAIN}$; so we can get the input range from output power, output loading and audio driver's gain.

Note2: t_{ON} is the time from CE high (chip enable) to SPP or SPN output.









5.4. Typical Performance Characteristics




5.4.1. THD+N vs. Frequency





5.4.2. THD+N vs. Output Power




5.4.3. Output Power vs. Supply Voltage



5.4.4. Noise



6. APPLICATION CIRCUIT



6.1. De-pop sound comparison between GPY0030A and GPY0030B: (Double-End Application Circuit)

No.	CIN	CVREF	GPY0030A @ V _{DD} = 5.0V				GPY0030B @ V _{DD} = 5.0V				
			fc (Hz)*	T _{ON} (ms)	T _{OFF} (ms)	Pop Sound (mV _{p-p})	fc (Hz)*	T _{ON} (ms)		T _{OFF} (ms)	Pop Sound (mV _{p-p})
								Typ.	Max.		
1	0.1uF	0.1uF	318	15	5	300	318	30	60	20	81.3
2	0.22uF	0.22uF	145	15	5	362.5	145	30	60	20	187.5
3	1.0uF	0.1uF	31.8	15	5	812.5	31.8	40	70	40	162.5
4	1.0uF	2.2uF	-	-	-	-	31.8	45	75	45	118.8
5	1.0uF	4.7uF	-	-	-	-	31.8	60	90	80	106.3

Note1: When switching GPY0030A to GPY0030B, customers don't need to change external component and pop sound level is lower than GPY0030A. For more details about the differences between GPY0030A and GPY0030B, please refer to DCN.

Note2: Pop sound level measurement condition (RI=0Ω, input tied to ground and 8Ω Speaker).

Note3: If customers need even lower pop sound level(GPY0030B), we recommend using option 5's capacitor value. Option 3 is GPY0030A data sheet default value.

Note4: High Pass Filter Frequency $f_c = 1 / (2\pi \cdot R_{IN} \cdot C_{IN})$, $R_{IN} = RI + 5K = 5K$ (i.e. $RI = 0\Omega$). Option 1 will lose some lower frequency response in both GPY0030A & GPY0030B.

6.2. BTL Amplifier Efficiency

The following equations are basis for calculating amplifier efficiency.

$$\text{Efficiency} = \frac{\text{Output Power}}{\text{Input Power}} = \frac{P_{\text{OUT}}}{P_{\text{SUP}}} \quad (1)$$

Where

$$P_{\text{OUT}} = \frac{V_{\text{O,RMS}}^2}{R_L} = \frac{V_P^2}{2R_L} \quad (2)$$

$$V_{\text{O,RMS}} = \frac{V_P}{\sqrt{2}} \quad (3)$$

$$P_{\text{SUP}} = V_{\text{DD}} \times I_{\text{DD,AVG}} = V_{\text{DD}} \times \frac{2V_P}{\pi R_L} \quad (4)$$

Efficiency of a BTL configuration:

$$\frac{P_{\text{OUT}}}{P_{\text{SUP}}} = \frac{\pi V_P}{4V_{\text{DD}}} \quad (5)$$

$$P_D = P_{\text{SUP}} - P_{\text{OUT}} \quad (6)$$

Table-1 Efficiency vs. Output Power in 3.3V 8Ω BTL System

P _{OUT} (W)	Efficiency (%)	V _P (V)	P _D (W)
0.125	33.6	1.41	0.26
0.250	47.6	2.00	0.29
0.375	58.3	2.45*	0.28

* High-peak voltage values cause the THD to increase.

6.3. Power Dissipation

Power Dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. Equation 7 states the maximum power dissipation point for a single-ended mode operating at a given supply voltage and driving a specified output load.

$$P_{D,\text{MAX}} = (V_{\text{DD}})^2 / (2\pi^2 R_L) \quad \text{Single-Ended (7)}$$

However, a direct consequence of the increased power delivered to the load by bridge amplifier is an increment in internal power dissipation point for a bridge amplifier operating at the same conditions.

$$P_{D,\text{MAX}} = 4(V_{\text{DD}})^2 / (2\pi^2 R_L) \quad \text{Bridge-Mode (8)}$$

Since the GPY0030B has two operational amplifiers in one

package, the maximum internal power dissipation is four times that of a single-end amplifier. The maximum power dissipation from equation 8 must not be greater than the power dissipation that results from the equation 9.

$$P_{D,\text{MAX}} = (T_{J,\text{MAX}} - T_J) / \theta_{JA} \quad (9)$$

For SOP-8 package with and without thermal pad, the thermal resistance (θ_{JA}) is equal to 60°C/W and 160°C/W, respectively.

Since the maximum junction temperature ($T_{J,\text{MAX}}$) of GPY0030B is 150°C and ambient temperature (T_A) is defined by the power system design, the maximum power dissipation which the IC package is able to handle from equation 9. Once the power dissipation is greater than the maximum limit ($P_{D,\text{MAX}}$), either the supply voltage (V_{DD}) must be decreased, the load impedance (R_L) must be increased, or the θ_{JA} must be reduced with heat-sink.

Example: $V_{\text{DD}}=6.0\text{V}$, Load=8Ω, $T_A=30^\circ\text{C}$, GPY0030B SOP-8 without thermal pad ($\theta_{JA}=160^\circ\text{C/W}$).

From equation 9:

$$P_{D,\text{MAX}} = (150-30)/160 = 0.75\text{W} < 4(V_{\text{DD}})^2 / (2\pi^2 R_L) = 0.913\text{W}$$

Decrease Power Voltage V_{DD} to 5V.

$$P_{D,\text{MAX}} = (150-30)/160 = 0.75\text{W} > 4(V_{\text{DD}})^2 / (2\pi^2 R_L) = 0.634\text{W}$$

6.4. Thermal Pad Considerations

The thermal pad must be connected to ground. The package with thermal pad of the GPY0030B requires special attention on thermal design. If the thermal design issues are not properly addressed, the temperature beyond the limitation will cause damage to the GPY0030B (150°C). The GPY0030B may not function or meet expected performance at this temperature.

Thermal pad on the bottom of GPY0030B should be soldered down to a copper pad on the circuit board. Heat can be conducted away from the thermal pad through the copper plane to ambient. The copper plane used to conduct heat away from the thermal pad should be as large as practical.

If the ambient temperature is higher than 25°C, a larger copper plane or forced-air cooling will be required to keep the GPY0030B junction temperature below maximum junction temperature (150°C).

Table-2 Output Power vs. Junction Temperature in BTL System ($T_A=25^{\circ}\text{C}$)

Output Power P_{OUT} (W)	Efficiency (%)	Internal Dissipation P_D (W)	Power From Supply P_{SUP} (W)	V_{OUT} Peak-to-Peak V_P (V)	Junction Temperature $T_J - \text{SOP-8 } (^{\circ}\text{C})$ ($\theta_{JA}=160^{\circ}\text{C/W}$)	Junction Temperature $T_J - \text{COB } (^{\circ}\text{C})$ ($\theta_{JA}=180^{\circ}\text{C/W}$)
$V_{DD} = 3.3\text{V}$, Load= 8Ω System						
0.25	47.6	0.28	0.53	2.00	69.8	70.0
0.4	60.2	0.26	0.66	2.53	66.6	71.8
0.55	70.7	0.22	0.77	2.97	60.2	64.6
$V_{DD} = 5\text{V}$, Load= 8Ω System						
0.5	44.4	0.63	1.13	2.83	125.8	138.4
1	62.8	0.59	1.59	4.00	119.4	131.2
1.27	70.7	0.52	1.79	4.50	108.2	118.6
$V_{DD} = 6.8\text{V}$, Load= 8Ω System						
0.15	17.9	0.69	0.84	1.55	135.4	149.2
0.75	39.8	1.12	1.87	3.45	204.2*	226.6*
1.18	50.2	1.17	2.35	4.35	212.2*	235.6*
2.33	70.4	0.98	3.31	6.10	181.8*	201.4*

* T_J must be less than $T_{J,\text{MAX}}$ (150°C).

** $T_J = \theta_{JA} \times P_D + T_A$; $\theta_{JA}(\text{SOP-8}) = 160^{\circ}\text{C/W}$; $\theta_{JA}(\text{COB}) = 180^{\circ}\text{C/W}$

7. PACKAGE/PAD LOCATIONS


7.1. Ordering Information

Product Number	Package Type
GPY0030B - C	Chip form
GPY0030B - HS01x	Green Package - SOP8 (150mil)
GPY0030B - HD01x	Green Package - PDIP 8 (300mil)

Note: Package form number (x = 1 - 9, serial number).



7.2. Package Information

7.2.1. SOP 8



Symbol	Dimension in inch		
	Min.	Typ.	Max.
A	0.053	-	0.069
A ₁	0.004	-	0.010
b	-	0.016	-
D	0.189	-	0.196
E	0.150	-	0.157
e	-	0.050	-
H	0.228	-	0.244
L ₁	0.016	-	0.050
y	-	-	0.004

7.2.2. PDIP 8



Body Size			Lead Size			
D1	E1	A2	L1	b	c	e
374±10	250±4	130±5	130±15	18±2	10Typ	100Typ

All units are in mil. 1mil = 25.4μm

D1	Body Length
E1	Body Width
A2	Body Thickness
L1	Lead Length
b	Lead Width
c	Lead Thickness
e	Lead Pitch

PDIP-8-300

8. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

9. REVISION HISTORY

Date	Revision #	Description	Page
MAR. 28, 2013	1.5	Modify section 6.4.	10
OCT. 31, 2012	1.4	1. Modify table in section 5.1.	5
		2. Add section 5.2.	5
		3. Add section 6.2.	10
APR. 14, 2010	1.3	1. Modify DC Characteristics in section 5.2.	5
		2. Modify table in section 6.1.	9
FEB. 01, 2008	1.2	1. Modify the diagram in section 6.	9
		2. Add Comparison table in section 6.1.	9
DEC. 03, 2007	1.1	1. Modify DC Characteristics in section 5.2.	5
		2. Modify the diagram in section 6.	9
JUL. 26, 2007	1.0	Original	14